Startseite Energiemanagement AC/DC- und DC/DC-Controller (externer FET)

TPS51427

AKTIV

Synchron-D-CAP-Abwärtsregler mit zwei Ausgängen für die Stromversorgung von Notebooks

Produktdetails

Vin (min) (V) 5.5 Vin (max) (V) 28 Iout (max) (A) 20 Operating temperature range (°C) -40 to 85 Control mode D-CAP Topology Buck Rating Catalog Vout (min) (V) 0.7 Vout (max) (V) 5.9 Features Enable, Light Load Efficiency, Power good, Synchronous Rectification Iq (typ) (µA) 100 Duty cycle (max) (%) 90 Number of phases 1
Vin (min) (V) 5.5 Vin (max) (V) 28 Iout (max) (A) 20 Operating temperature range (°C) -40 to 85 Control mode D-CAP Topology Buck Rating Catalog Vout (min) (V) 0.7 Vout (max) (V) 5.9 Features Enable, Light Load Efficiency, Power good, Synchronous Rectification Iq (typ) (µA) 100 Duty cycle (max) (%) 90 Number of phases 1
VQFN (RHB) 32 25 mm² 5 x 5
  • Fixed-Frequency Emulated On-Time Control; Frequency Selectable from Three Options
  • D-CAP™ Mode Enables Fast Transient Response Less than 100 ns
  • Advanced Ramp Compensation Allows Low Output Ripple with Minimal Jitter
  • Selectable PWM-Only/OOA/Auto-Skip Modes
  • Wide Input Voltage Range: 5.5 V to 28 V
  • Dual Fixed or Adjustable SMPS:
    • 0.7 V to 5.9 V (Channel1)
    • 0.5 V to 2.5 V (Channel2)
  • Fixed 3.3-V/5-V, or Adjustable Output 0.7-V to 4.5-V LDO; Capable of Sourcing 100 mA
  • Fixed 3.3-VREF Output Capable of Sourcing 10 mA
  • Temperature Compensated Low-Side RDS(on) Current Sensing
  • Adaptive Gate Drivers with Integrated Boost Switch
  • Bootstrap Charge Auto Refresh
  • Integrated Soft Start, Tracking Soft Stop
  • Independent PGOOD and EN for Each Channel
  • APPLICATIONS
    • Notebook I/O and System Bus Rails
    • Graphics Application
    • PDAs and Mobile Communication Devices

D-CAP, OOA are trademarks of Texas Instruments
All other trademarks are the property of their respective owners

  • Fixed-Frequency Emulated On-Time Control; Frequency Selectable from Three Options
  • D-CAP™ Mode Enables Fast Transient Response Less than 100 ns
  • Advanced Ramp Compensation Allows Low Output Ripple with Minimal Jitter
  • Selectable PWM-Only/OOA/Auto-Skip Modes
  • Wide Input Voltage Range: 5.5 V to 28 V
  • Dual Fixed or Adjustable SMPS:
    • 0.7 V to 5.9 V (Channel1)
    • 0.5 V to 2.5 V (Channel2)
  • Fixed 3.3-V/5-V, or Adjustable Output 0.7-V to 4.5-V LDO; Capable of Sourcing 100 mA
  • Fixed 3.3-VREF Output Capable of Sourcing 10 mA
  • Temperature Compensated Low-Side RDS(on) Current Sensing
  • Adaptive Gate Drivers with Integrated Boost Switch
  • Bootstrap Charge Auto Refresh
  • Integrated Soft Start, Tracking Soft Stop
  • Independent PGOOD and EN for Each Channel
  • APPLICATIONS
    • Notebook I/O and System Bus Rails
    • Graphics Application
    • PDAs and Mobile Communication Devices

D-CAP, OOA are trademarks of Texas Instruments
All other trademarks are the property of their respective owners

The TPS51427 is a dual synchronous step-down controller designed for notebook and mobile communications applications. This device is part of a low-cost suite of notebook power bus regulators that enables system designs with low external component counts. The TPS51427 includes two pulse-width-modulation (PWM) controllers, SMPS1 and SMPS2. The output of SMPS1 can be adjusted from 0.7 V to 5.9 V, while the output of SMPS2 can be adjusted from 0.5 V to 2.5 V. This device also features a low-dropout (LDO) regulator that provides a 5-V/3.3-V output, or adjustable from 0.7-V to 4.5-V output via LDOREFIN. The fixed-frequency emulated adaptive on-time control supports seamless operation between PWM mode under heavy load conditions and reduced frequency operation at light loads for high-efficiency down to the milliampere range. An integrated boost switch enhances the high-side MOSFET to further improve efficiency. The main control loop is the D-CAP™ mode that is optimized for low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP. Advanced ramp compensation minimizes jitter without degrading line and load regulation. RDS(on) current sensing methods offers maximum cost saving.

The TPS51427 supports supply input voltages that range from 5.5 V to 28 V. It is available in the 32-pin, 5-mm × 5-mm QFN package (Green, RoHs- compliant, and Pb-free). The device is specified from -40°C to +85°C.

The TPS51427 is a dual synchronous step-down controller designed for notebook and mobile communications applications. This device is part of a low-cost suite of notebook power bus regulators that enables system designs with low external component counts. The TPS51427 includes two pulse-width-modulation (PWM) controllers, SMPS1 and SMPS2. The output of SMPS1 can be adjusted from 0.7 V to 5.9 V, while the output of SMPS2 can be adjusted from 0.5 V to 2.5 V. This device also features a low-dropout (LDO) regulator that provides a 5-V/3.3-V output, or adjustable from 0.7-V to 4.5-V output via LDOREFIN. The fixed-frequency emulated adaptive on-time control supports seamless operation between PWM mode under heavy load conditions and reduced frequency operation at light loads for high-efficiency down to the milliampere range. An integrated boost switch enhances the high-side MOSFET to further improve efficiency. The main control loop is the D-CAP™ mode that is optimized for low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP. Advanced ramp compensation minimizes jitter without degrading line and load regulation. RDS(on) current sensing methods offers maximum cost saving.

The TPS51427 supports supply input voltages that range from 5.5 V to 28 V. It is available in the 32-pin, 5-mm × 5-mm QFN package (Green, RoHs- compliant, and Pb-free). The device is specified from -40°C to +85°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Typ Titel Datum
* Data sheet DUAL D-CAP™ SYNCHRONOUS STEP-DOWN CONTROLLER datasheet (Rev. B) 29 Sep 2008
Application note Intel Core i3, i5, i7 [Arrandale] Reference Design 21 Jul 2010

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

TPS51427 PSpice Transient Model

SLIM241.ZIP (96 KB) - PSpice Model
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFN (RHB) 32 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos