DS320PR410
- Four-channel linear redriver supporting PCIe™ 5.0, CXL 2.0, UPI 2.0 up to 32 Gbps
- Supports most ac coupled interfaces including DP, SAS, SATA, XFI
- CTLE boosts up to 22 dB at 16 GHz
- Ultra-low latency of 100 ps
- Low additive random jitter of 45 fs for PRBS data
- Excellent return loss of -10 dB at 16 GHz
- Single 3.3 V supply
- Internal voltage regulator provides immunity to supply noise
- Low active power of 160 mW / channel
- No heat sink required
- Pin-strap, SMBus or EEPROM programming
- Automatic receiver detection for PCIe use cases
- Protocol agnostic linear redriver allows seamless support for PCIe link training
- Support for x4, x8, x16, x24 bus width with one or multiple DS320PR410
- Temperature range of –40 °C to 85 °C
- 4 mm × 6 mm, 40 pin WQFN package
The DS320PR410 is a four-channel low-power high-performance linear repeater or redriver designed to support PCIe 5.0, CXL 2.0, UPI 2.0, and other interfaces up to 32 Gbps.
The DS320PR410 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear data-paths of DS320PR410 preserve transmit preset signal characteristics. The linear redriver becomes part of the passive channel that as a whole get link trained for best transmit and receive equalization settings. This transparency in the link training protocol results in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss makes the device almost a passive element in the link, but with its useful equalization.
索取更多資訊
提供 IBIS 模型和其他設計資源。立即索取
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | DS320PR410 Four-Channel Linear Redriver forPCIe5.0, CXL 2.0 datasheet | PDF | HTML | 2023年 10月 16日 |
Application note | How to Configure the DS320PR410 Using SigCon Architect | PDF | HTML | 2024年 11月 13日 | |
EVM User's guide | DS320PR410-RSC-EVM Evaluation Module User's Guide (Rev. A) | PDF | HTML | 2024年 8月 6日 | |
Application note | Understanding TI PCIe Redriver Equalization | PDF | HTML | 2024年 7月 2日 | |
Application note | Eye Scan With TI PCI-Express Gen5.0 Redrivers (Rev. A) | PDF | HTML | 2024年 1月 16日 | |
User guide | DS320PR410 Programming Guide | PDF | HTML | 2023年 10月 12日 | |
Application note | How to Tune TI PCIe Gen5 Redrivers | PDF | HTML | 2023年 8月 29日 | |
Application note | High-Speed PCB Layout for PCIe Gen 5 | PDF | HTML | 2023年 6月 20日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
DS320-SLIMSAS-EVM — CEM-to-SlimSAS PCI-Express®5.0 轉接卡評估模組
DS320PR410-RSC-EVM — DS320PR410 評估模組
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
WQFN (RNQ) | 40 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。