DS90C189-Q1
- AEC-Q100 Qualified for Automotive Applications with the Following Specifications:
- Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature
- Device HBM ESD Classification Level ±8 kV
- Device CDM ESD Classification Level ±750 V
- 150 mW Typical Power Consumption at 185 MHz (SIDO Mode)
- Drives QXGA and WQXGA Class Displays
- Two Operating Modes:
- Single Pixel In, Single Pixel Out (SISO): 105 MHz Maximum
- Single Pixel In, Dual Pixel Out (SIDO): 185 MHz Maximum
- Supports 24-Bit RGB
- Supports 3D+C, 4D+C, 6D+C, 6D+2C, 8D+C, and 8D+2C LVDS Configurations
- Compatible With FPD-Link Devices
- Operates Off a Single 1.8-V Supply
- Interfaces Directly With 1.8-V LVCMOS
- Less Than 10 mW Power Consumption in Sleep Mode
- Spread Spectrum Clock Compatible
- Small 9 mm × 9 mm × 0.9 mm 64-Pin VQFN Package
The DS90C189-Q1 is a low power bridge for automotive applications that reduces the size of the RGB interface between the host GPU and the Display.
The DS90C189-Q1Bridge is designed to support single pixel data transmission between a Host and a Flat Panel Display at resolutions of up to QXGA (2048x1536) at 60 Hz. The transmitter converts up to 24 bits (Single Pixel 24-bit color) of 1.8-V LVCMOS data into two channels of 4 data + clock (4D+C) reduced width interface LVDS compatible data streams.
DS90C189-Q1 supports 2 modes of operation.
- In single pixel mode in/out mode, the device can drive up to SXGA+ (1400x1050) at 60 Hz. In this mode, the device converts one bank of 24-bit RGB data to a one channel 4D+C LVDS data stream.
- In single pixel in / dual pixel out mode, the device can drive up to WUXGA+ (1920x1440) at 60 Hz. In this configuration, the device provides single-to-dual pixel conversion and converts one bank of 24-bit RGB data into two channels of 4D+C LVDS streams at half the pixel clock rate.
For all the modes, the device supports 24bpp color.
The DS90C189-Q1 is offered in a small 64 pin QFN package and features single 1.8 V supply for minimal power dissipation.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | DS90C189-Q1 Low Power, 1.8 V RGB-to-Open LDI (LVDS) Bridge datasheet (Rev. B) | 2020年 9月 1日 | |
Application note | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018年 11月 9日 | ||
Technical article | Finding the right pixel clock frequency and throughput for an LVDS display resolut | PDF | HTML | 2018年 9月 26日 | |
EVM User's guide | DS90C189-Q1EVM User's Guide | 2018年 5月 3日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TIDEP-01002 — 採用 Jacinto™ 車用處理器的物美價廉數位叢集汽車參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFNP (RTD) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。