首頁 介面 I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA39416

現行

具有上升時間加速器的超低電壓 I3C 轉換器

產品詳細資料

Features Output Enable Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.72 VCCA (max) (V) 1.98 VCCB (min) (V) 0.72 VCCB (max) (V) 1.98 Supply restrictions No rule Rating Catalog Operating temperature range (°C) -40 to 125
Features Output Enable Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.72 VCCA (max) (V) 1.98 VCCB (min) (V) 0.72 VCCB (max) (V) 1.98 Supply restrictions No rule Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8 X2SON (DTW) 8 1.35 mm² 1 x 1.35
  • 2-bit dual supply bidirectional translator for I3C, I 2C, SMBus, SPI applications
  • Provides bidirectional voltage translation with no direction pin
  • High-impedance output Ax and Bx pins when OE = 0 V or V CC = 0 V
  • Internal 10-kΩ pull-up resistor on Ax and Bx pins
  • 0.72 V to 1.98 V on both A and B ports; V CCA ≤ V CCB
  • Compatible with MIPI I3C supporting speeds up to 12.5 MHz
  • Compatible with JEDEC I3C module sideband bus specification (JESD403)
  • V CC Isolation feature: If either V CC input is at GND, both A and B ports are in the high-impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • Low I off of 2.5 µA when either V CCA or V CCB = 0 V
  • OE input can be tied directly to V CCA or controlled by GPIO
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD Protection exceeds JESD 22
    • 4000-V Human-body model (A114-B)
    • 1500-V Charged-device model (C101)
  • 2-bit dual supply bidirectional translator for I3C, I 2C, SMBus, SPI applications
  • Provides bidirectional voltage translation with no direction pin
  • High-impedance output Ax and Bx pins when OE = 0 V or V CC = 0 V
  • Internal 10-kΩ pull-up resistor on Ax and Bx pins
  • 0.72 V to 1.98 V on both A and B ports; V CCA ≤ V CCB
  • Compatible with MIPI I3C supporting speeds up to 12.5 MHz
  • Compatible with JEDEC I3C module sideband bus specification (JESD403)
  • V CC Isolation feature: If either V CC input is at GND, both A and B ports are in the high-impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • Low I off of 2.5 µA when either V CCA or V CCB = 0 V
  • OE input can be tied directly to V CCA or controlled by GPIO
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD Protection exceeds JESD 22
    • 4000-V Human-body model (A114-B)
    • 1500-V Charged-device model (C101)

The TCA39416 is a 2-bit bidirectional MIPI I3C v1.1.1, I 2C, SMBus and SPI voltage-level translator with an output enable (OE) input and rising and falling edge accelerators. It is operational from 0.72 V to 1.98 V on both the A-side and B-side with V CCA must be less than V CCB for proper operation. This limitation allows the device to interface between lower and higher logic signal levels at any of the typical 1-V, 1.2-V and 1.8-V supply rails.

The OE input pin is referenced to V CCA, can be tied directly to V CCA, but it is also 1.98-V tolerant. The OE pin can also be controlled and set to a logic low to place all the Ax (A1, A2) and Bx (B1, B2) pins in a high-impedance state, which significantly reduces the quiescent current consumption.

The TCA39416 is compatible with 12.5 MHz I3C speeds and also supports higher speed SPI applications with two devices. It also enables bidirectional voltage level translation for traditional I2C-bus/SMBus applications under normal I 2C and SMBus configurations.

The TCA39416 features internal 10-kΩ pull-up resistors on Ax and Bx that act as high-keeper and are enabled based on respective V CC voltage when bus is high.

The TCA39416 is a 2-bit bidirectional MIPI I3C v1.1.1, I 2C, SMBus and SPI voltage-level translator with an output enable (OE) input and rising and falling edge accelerators. It is operational from 0.72 V to 1.98 V on both the A-side and B-side with V CCA must be less than V CCB for proper operation. This limitation allows the device to interface between lower and higher logic signal levels at any of the typical 1-V, 1.2-V and 1.8-V supply rails.

The OE input pin is referenced to V CCA, can be tied directly to V CCA, but it is also 1.98-V tolerant. The OE pin can also be controlled and set to a logic low to place all the Ax (A1, A2) and Bx (B1, B2) pins in a high-impedance state, which significantly reduces the quiescent current consumption.

The TCA39416 is compatible with 12.5 MHz I3C speeds and also supports higher speed SPI applications with two devices. It also enables bidirectional voltage level translation for traditional I2C-bus/SMBus applications under normal I 2C and SMBus configurations.

The TCA39416 features internal 10-kΩ pull-up resistors on Ax and Bx that act as high-keeper and are enabled based on respective V CC voltage when bus is high.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet TCA39416 Ultra-Low-Voltage I3C Translator with Rise Time Accelerators datasheet (Rev. B) PDF | HTML 2023年 11月 3日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application brief I3C Voltage Translator and Multiplexer Quick Reference PDF | HTML 2024年 1月 4日
User guide TCA39416EVM User's Guide PDF | HTML 2022年 12月 15日
Certificate TCA39416EVM EU RoHS Declaration of Conformity (DoC) 2022年 11月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TCA39416EVM — 適用於低電壓 I3C 匯流排電壓轉換的 TCA39416 評估模組

此 EVM 透過跨接器連接提供可切換的負載條件來上拉電阻器和匯流排電容,讓設計人員能在其系統中輕鬆測試此裝置的性能。

使用指南: PDF | HTML
TI.com 無法提供
設計工具

I2C-DESIGNER — I2C 設計工具

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23-THN (DDF) 8 Ultra Librarian
X2SON (DTW) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片