TPS536C9T
- Input voltage range: 4.5 V to 17 V
- Output voltage range: 0.25 V to 5.5 V
- Dual output supporting N+M phase configurations (N+M ≤ 12, M ≤ 6)
- Native trans-inductor voltage regulator (TLVR) topology support, with L C open and short protection
- Fully compatible with TI smart power stages
- Supports voltage- and current-source Imon power stages, with internal 1 kΩ resistor
- Support for traditional (legacy mode) and limp mode power stage fault identification
- Supports dual side power delivery with 12"+ trace length
- Intel VR14 SVID compliant with PSYS support
- Backward compatible to VR13.HC/VR13.0 SVID
- Automatic NVM fault status logging
- Enhanced D-CAP+ control to provider superior transient performance with excellent dynamic current sharing
- Dynamic phase shedding with programmable thresholds for optimizing efficiency at light and heavy loads
- Configurable with non-volatile memory (NVM) for low external component count
- Individual per-phase IMON calibration, with multi-slope gain calibration to increase system accuracy
- Diode braking with programmable timeout for reduced transient overshoot
- Programmable per-phase valley current limit (OCL)
- PMBus™ v1.3.1 system interface for telemetry of voltage, current, power, temperature, and fault conditions
- Programmable loop compensation through PMBus
- 6.00 mm × 6.00 mm, 48-pin, QFN package
The TPS536C9T is a VR14 SVID compliant step down controller with trans-inductor voltage regulator (TLVR) topology support, two channels, built-in non-volatile memory (NVM), and PMBus™ interface, and is fully compatible with TI smart power stages. Advanced control features such as the D-CAP+ architecture provide fast transient response, low output capacitance, and good dynamic current sharing. Adjustable control of output voltage slew rate and adaptive voltage positioning are natively supported. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the host system. All programmable parameters can be configured through the PMBus interface and can be stored in NVM as the new default values, to minimize the external component count.
索取更多資訊
在 NDA 下提供完整的產品規格表和其他資訊。立即索取
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TPS536C9T Dual-channel (N + M ≤ 12 phase) D-CAP+™, Step-down, Multiphase Controllers with TLVR support, PMBus and VR14 SVID Interfaces datasheet | PDF | HTML | 2023年 9月 13日 |
Application note | Implementation of PSYS Monitor Using TPS25984, TPS25985, or TPS25990 eFuses | PDF | HTML | 2023年 11月 15日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
FUSION_DIGITAL_POWER_DESIGNER — 數位電源軟體
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFN (RSL) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點