首頁 電源管理 閘極驅動器 低壓側驅動器
首頁
電源管理
閘極驅動器
低壓側驅動器

UC2714

現行

具有單輸入和失效時間控制的 0.5-A/1-A 雙通道閘極驅動器

立即訂購
產品規格表

UC2714

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -40 to 85 Rise time (ns) 30 Fall time (ns) 25 Propagation delay time (µs) 0.05 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Catalog, Military Driver configuration Aux Output
Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -40 to 85 Rise time (ns) 30 Fall time (ns) 25 Propagation delay time (µs) 0.05 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Catalog, Military Driver configuration Aux Output
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Single Input (PWM and TTL Compatible)
  • High-Current Power FET Driver, 1-A Source and
    2-A Sink
  • Auxiliary Output FET Driver, 0.5-A Source and
    1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from 50 to 500-ns
  • Time Delay or True Zero-Voltage Operation Independently
    Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active-Low in Sleep Mode
  • Synchronous Rectifier Driver
  • Single Input (PWM and TTL Compatible)
  • High-Current Power FET Driver, 1-A Source and
    2-A Sink
  • Auxiliary Output FET Driver, 0.5-A Source and
    1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from 50 to 500-ns
  • Time Delay or True Zero-Voltage Operation Independently
    Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active-Low in Sleep Mode
  • Synchronous Rectifier Driver

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.
filter 尋找其它 低壓側驅動器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 6
類型 標題 日期
* Data sheet Complementary Switch FET Drivers datasheet (Rev. B) 2012年 4月 5日
Application note Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs PDF | HTML 2024年 1月 22日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
Application brief How to overcome negative voltage transients on low-side gate drivers' inputs 2019年 1月 18日
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 2018年 10月 29日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片