Inicio Gestión de la energía Supervisor & reset ICs

TPS3125

ACTIVO

Supervisor de tensión de alimentación con inserción y extracción y reinicio manual

Detalles del producto

Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Minimum supply voltage of 0.75V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)
  • Minimum supply voltage of 0.75V
  • Supply voltage supervision range:
    • 1.2V, 1.5V, 1.8V (TPS312x)
    • 3V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14µA (typical)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
TPS35 ACTIVO Supervisor de precisión con corriente de nanoquiescencia y temporizador de vigilancia de tiempo de e Improved IQ and higher accuracy

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 6
Tipo Título Fecha
* Data sheet TPS3123 Ultra-Low Voltage Processor Supervisory Circuits datasheet (Rev. G) PDF | HTML 11 jun 2024
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 28 jun 2019
Test report TIDA-00352 Test Results 11 dic 2014
Test report TIDA-00309 Test Results 17 nov 2014
Application note Video Aggregation HD-SDI Interface Application Sheet 01 oct 2014
Application note Video Aggregation – Display Port Interface Application Sheet 16 dic 2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

TL16C750EEVM — Módulo de evaluación TL16C750E de UART de tasa de baudios fraccionaria con FIFO de 128 bytes

This EVM provides the user with the ability to evaluate the TL16C750E device and its features. The EVM includes an onboard 3.3-V LDO as well as level translation for processors which operate at a higher voltage rail.
Guía del usuario: PDF
Lista de materiales (BOM)

TIDA-00309 BOM

TIDRBU7.PDF (184 KB)
Lista de materiales (BOM)

TIDA-00352 BOM (Daughter Card)

TIDRC54.PDF (236 KB)
Lista de materiales (BOM)

TIDA-00352 BOM (Motherboard)

TIDRC55.PDF (283 KB)
Símbolo CAD/CAE

TIDA-00309 CAD Files

TIDRBU9.ZIP (298 KB)
Símbolo CAD/CAE

TIDA-00352 CAD Files (Daughter Card)

TIDRC58.ZIP (1148 KB)
Símbolo CAD/CAE

TIDA-00352 CAD Files (Motherboard)

TIDRC59.ZIP (2759 KB)
Archivo Gerber

TIDA-00309 Gerber

TIDC764.ZIP (2361 KB)
Disposición de la PCB

TIDA-00309 PCB

TIDRBU8.PDF (6984 KB)
Disposición de la PCB

TIDA-00352 PCB (Daughter Card)

TIDRC56.PDF (1522 KB)
Disposición de la PCB

TIDA-00352 PCB (Motherboard)

TIDRC57.PDF (6984 KB)
Esquema

TIDA-00309 Schematic

TIDRBU6.PDF (4146 KB)
Esquema

TIDA-00352 Schematic (Motherboard)

TIDRC53.PDF (427 KB)
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Diseños de referencia

TIDA-00352 — Diseño de referencia de agregación de video SDI

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
Esquema: PDF
Diseños de referencia

TIDA-00309 — Diseño de referencia de agregación de video de DisplayPort 4:1

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOT-23 (DBV) 5 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos