Inicio Gestión de la energía Controladores CA/CC y CC/CC (FET externo)

TPS53819A

ACTIVO

Controlador reductor D-CAP2 síncrono de 3 V a 28 V, 40 A, con PMBus

Detalles del producto

Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 40 Operating temperature range (°C) -40 to 85 Control mode D-CAP2 Topology Buck Rating Catalog Vout (min) (V) 0.6 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, PMBus, Power good, Pre-Bias Start-Up, Synchronous Rectification Iq (typ) (µA) 920 Duty cycle (max) (%) 90 Number of phases 1
Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 40 Operating temperature range (°C) -40 to 85 Control mode D-CAP2 Topology Buck Rating Catalog Vout (min) (V) 0.6 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, PMBus, Power good, Pre-Bias Start-Up, Synchronous Rectification Iq (typ) (µA) 920 Duty cycle (max) (%) 90 Number of phases 1
VQFN (RGT) 16 9 mm² 3 x 3
  • Conversion Input Voltage 3 V to 28 V
  • VDD input voltage 4.5 V to 28 V
  • Output voltage 0.6 V to 5.5 V
  • Supports all ceramic output capacitors
  • Reference voltage: 600 mV ±0.5% tolerance
  • ±9% Voltage adjustment with PMBus™
  • Built-in 5-V LDO
  • D-CAP2™ mode with 100-ns load-step response
  • Auto-skip Eco-mode™ for light-load efficiency
  • Adaptive on-time control architecture with eight selectable frequencies using PMBus
  • Supports voltage margining using PMBus
  • Programmable soft-start time using PMBus
  • Programmable power-on delay using PMBus
  • Programmable VDD UVLO level using PMBus
  • Fault report using PMBus
  • Pre-charged start-up capability
  • Built-In output discharge
  • Power-good output with programmable delay
  • Internal overvoltage, undervoltage, and overcurrent limit protections
  • Thermal shutdown (non-latch)
  • 3 mm × 3 mm, 16-pin, QFN package
  • Create a custom design using the TPS53819A with the WEBENCH® Power Designer
  • Conversion Input Voltage 3 V to 28 V
  • VDD input voltage 4.5 V to 28 V
  • Output voltage 0.6 V to 5.5 V
  • Supports all ceramic output capacitors
  • Reference voltage: 600 mV ±0.5% tolerance
  • ±9% Voltage adjustment with PMBus™
  • Built-in 5-V LDO
  • D-CAP2™ mode with 100-ns load-step response
  • Auto-skip Eco-mode™ for light-load efficiency
  • Adaptive on-time control architecture with eight selectable frequencies using PMBus
  • Supports voltage margining using PMBus
  • Programmable soft-start time using PMBus
  • Programmable power-on delay using PMBus
  • Programmable VDD UVLO level using PMBus
  • Fault report using PMBus
  • Pre-charged start-up capability
  • Built-In output discharge
  • Power-good output with programmable delay
  • Internal overvoltage, undervoltage, and overcurrent limit protections
  • Thermal shutdown (non-latch)
  • 3 mm × 3 mm, 16-pin, QFN package
  • Create a custom design using the TPS53819A with the WEBENCH® Power Designer

The TPS53819A device is a small-sized, single buck controller with adaptive on-time D-CAP2 mode control and PMBus. The device is suitable for low output voltage and high current, system power rail, or similar point-of-load (POL) power supply in digital consumer products. Small package with minimal pin-count saves space on the PCB, while the programmability and fault report via PMBus simplify the power supply design. The skip-mode at light-load condition combined with strong gate drivers and low-side FET on-resistance (RDS(on)) current sensing can support low-loss and high efficiency operation, over a broad load range. The conversion input voltage, which is the high-side FET drain voltage, ranges from 3 V to 28 V. The supply voltage (VDD) is from 4.5 V to 28 V. The output voltage ranges from 0.6 V to 5.5 V. The device is available in a 16-pin, QFN package and is specified from –40°C to +85°C.

The TPS53819A device is a small-sized, single buck controller with adaptive on-time D-CAP2 mode control and PMBus. The device is suitable for low output voltage and high current, system power rail, or similar point-of-load (POL) power supply in digital consumer products. Small package with minimal pin-count saves space on the PCB, while the programmability and fault report via PMBus simplify the power supply design. The skip-mode at light-load condition combined with strong gate drivers and low-side FET on-resistance (RDS(on)) current sensing can support low-loss and high efficiency operation, over a broad load range. The conversion input voltage, which is the high-side FET drain voltage, ranges from 3 V to 28 V. The supply voltage (VDD) is from 4.5 V to 28 V. The output voltage ranges from 0.6 V to 5.5 V. The device is available in a 16-pin, QFN package and is specified from –40°C to +85°C.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Tipo Título Fecha
* Data sheet TPS53819A 3-V to 28-V Input, 40-A, Eco-Mode™, D-CAP2™ Synchronous Buck Controller With PMBus™ datasheet (Rev. B) PDF | HTML 05 abr 2019
User guide TPS53819A Buck Controller Evaluation Module User's Guide (Rev. B) PDF | HTML 08 nov 2021
Application note Programming the TPS53819A 3-V to 28-V Input, 40-A, Eco-mode™, D-CAP2™ 05 may 2020
White paper Power solution options for data center applications (Rev. A) 27 feb 2020
Technical article Select the correct PMBus POL solution for your application PDF | HTML 03 ago 2015

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

TPS53819AEVM-123 — Módulo de evaluación TPS53819A

The Texas Instruments TPS53819AEVM-123 evaluation module (EVM) helps designers evaluate the performance of the TPS53819A High Performance, Single Synchronous Step-Down Controller with PMBus. If a designer wants to communicate with this EVM from a Windows-based PC, a separate USB Interface Adapter (...)
Guía del usuario: PDF | HTML
Modelo de simulación

TPS53819A TINA-TI Reference Design

SLUM546.TSC (867 KB) - TINA-TI Reference Design
Modelo de simulación

TPS53819A TINA-TI Transient Spice Model

SLUM545.ZIP (76 KB) - TINA-TI Spice Model
Modelo de simulación

TPS53819A Unencrypted PSpice Transient Model Package (Rev. A)

SLUM349A.ZIP (40 KB) - PSpice Model
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFN (RGT) 16 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos