Inicio Gestión de la energía Reguladores lineales y de baja salida (LDO)
Inicio
Gestión de la energía
Reguladores lineales y de baja salida (LDO)

TPS766

ACTIVO

 Regulador de tensión de caída baja, IQ ultrabaja, 250 mA

Haga su pedido ahora
Hoja de datos

Se encuentra disponible una versión más nueva de este producto

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
TPS7A25 ACTIVO Regulador de tensión de caída baja ajustable de 300 mA, 18 V, IQ ultrabaja y de alta precisión, con An 18-V, 300-mA LDO regulator with power-good and ultra-low IQ (2.5 μA)

TPS766

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.
filter Buscar otro/a Reguladores lineales y de baja salida (LDO)
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 4
Tipo Título Fecha
* Data sheet TPS766 250mA, 16V, Low-Dropout Voltage Regulator datasheet (Rev. E) PDF | HTML 15 mar 2024
Application note LDO Noise Demystified (Rev. B) PDF | HTML 18 ago 2020
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 09 ago 2017
Analog Design Journal Discrete design of a low-cost isolated 3.3- to 5-V DC/DC converter 06 may 2010

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

DIP-ADAPTER-EVM — Módulo de evaluación de adaptador DIP

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

Guía del usuario: PDF
No disponible en TI.com
Diseños de referencia

TIDEP0010 — Sercos 3 en AM335x

The TIDEP0010 Sercos III communication reference design combines the AM335x Sitara processor family and the Sercos III media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Sercos III secondary communications, this reference design allows you to (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIDEP0008 — Plataforma de desarrollo de comunicaciones PROFINET

Targeted for PROFINET secondary communications, this reference design helps you implement PROFINET communications standards in a broad range of industrial automation equipment. It enables low-footprint designs in applications such as industrial automation, factory automation or (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIDEP0032 — Comunicaciones industriales multiprotocolo

Industrial Ethernet for industrial automation exists in more than 30 industrial standards. Some of the well-established real-time Ethernet protocols like EtherCAT, EtherNet/IP, PROFINET, Sercos III and PowerLink require dedicated MAC hardware support in terms of FPGA or ASICs. The programmable (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIDEP0003 — Plataforma de desarrollo de comunicaciones Ethernet/IP

Targeted for Ethernet/IP secondary communications, this development platform allows you to implement Ethernet/IP communication standards in a broad range of industrial automation equipment. It enables low footprint designs in applications such as industrial automation, factory automation or (...)
Esquema: PDF
Diseños de referencia

TIDEP0028 — Diseño de referencia de plataforma de desarrollo Ethernet Powerlink

The TIDEP0028 Ethernet Powerlink reference design combines the AM335x Sitara processor family and the Powerlink open media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Ethernet Powerlink secondary communications, TIDEP0028 allows you to implement the (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIDEP0054 — Diseño de referencia de Ethernet del protocolo de redundancia paralela (PRP) para la automatización

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP-0075 — Diseño de referencia maestro de puerta de enlace de comunicaciones industriales de PROFINET IRT a PR

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0078 — Diseño de referencia de servidor de acceso a datos OPC UA para AM572x

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0033 — Diseño de referencia maestro de SPI con compensación de retardo de ruta de señal

The Programmable Real-time Unit within the Industrial Communication Subsystem (PRU-ICSS) enables you to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This reference design describes the implementation of the SPI master protocol with signal path delay compensation on (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0027 — Diseño de referencia de salida del tren de impulsos (PTO) de alto rendimiento con PRU-ICSS para apli

The TIDEP0027 High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Application combines the AM335x Sitara processor family from Texas Instruments (TI) and the PTO module into a single system-on-chip (SoC) solution. The design is based on the TMDSICE3359 Industrial Communications (...)
Design guide: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos