전원 관리 게이트 드라이버 절연 게이트 드라이버

UCC21520

활성

DW 패키지의 듀얼 입력 및 비활성화 핀을 갖춘 5.7kVRMS 4A/6A 듀얼 채널 절연 게이트 드라이버

이 제품의 최신 버전이 있습니다

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
신규 UCC21550 활성 IGBT용 DIS 및 DT 핀이 있는 4A/6A, 5kVRMS 듀얼 채널 절연 게이트 드라이버 Tighter VCCI range supporting digital controller thresholds. New DT equation. Increased CMTI and wider operating temperature range.

제품 상세 정보

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch GaNFET, IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Enable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 6.5, 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 5, 8
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch GaNFET, IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Enable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 6.5, 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 5, 8
SOIC (DW) 16 106.09 mm² 10.3 x 10.3
  • Junction temperature range –40 to +150°C
  • Switching parameters:
    • 33ns typical propagation delay
    • 20ns minimum pulse width
    • 6ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • Surge immunity up to 10kV
  • 4A peak source, 6A peak sink output
  • 3V to 18V input VCCI range to interface with both digital and analog controllers
  • Up to 25V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • Programmable overlap and dead time
  • Fast disable for power sequencing
  • Safety-related certifications (planned):
    • 8000VPK reinforced Isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5.7kVRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022
  • Junction temperature range –40 to +150°C
  • Switching parameters:
    • 33ns typical propagation delay
    • 20ns minimum pulse width
    • 6ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • Surge immunity up to 10kV
  • 4A peak source, 6A peak sink output
  • 3V to 18V input VCCI range to interface with both digital and analog controllers
  • Up to 25V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • Programmable overlap and dead time
  • Fast disable for power sequencing
  • Safety-related certifications (planned):
    • 8000VPK reinforced Isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5.7kVRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022

The UCC21520 is an isolated dual-channel gate driver with 4A source and 6A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5MHz.

The input side is isolated from the two output drivers by a 5.7kVRMS reinforced isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500VDC.

Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

Each device accepts VDD supply voltages up to 25V. A wide input VCCI range from 3V to 18V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21520 enables high efficiency, high power density, and robustness.

Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21520 and the UCC21520A enable high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC21520 is an isolated dual-channel gate driver with 4A source and 6A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5MHz.

The input side is isolated from the two output drivers by a 5.7kVRMS reinforced isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500VDC.

Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

Each device accepts VDD supply voltages up to 25V. A wide input VCCI range from 3V to 18V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21520 enables high efficiency, high power density, and robustness.

Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21520 and the UCC21520A enable high efficiency, high power density, and robustness in a wide variety of power applications.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
25개 모두 보기
유형 직함 날짜
* Data sheet UCC21520, UCC21520A 4A, 6A, 5.7kVRMS Isolated Dual-Channel Gate Drivers datasheet (Rev. F) PDF | HTML 2024/11/08
Certificate VDE Certificate for Reinforced Isolation for DIN EN IEC 60747-17 (Rev. S) 2024/02/29
White paper Understanding failure modes in isolators (Rev. B) PDF | HTML 2024/01/29
Application note Impact of Narrow Pulse Widths in Gate Driver Circuits (Rev. A) PDF | HTML 2024/01/25
Technical article For efficiencies’ sake – how to integrate bidirectional power flow into your UPS design (part 1) PDF | HTML 2024/01/11
Certificate UCC215xx CQC Certificate of Product Certification 2023/08/17
Certificate UCC21520 CQC Certificate of Product Certification (Rev. A) 2023/08/16
Certificate UL Certification E181974 Vol 4. Sec 7 (Rev. C) 2022/12/02
Application brief The Use and Benefits of Ferrite Beads in Gate Drive Circuits PDF | HTML 2021/12/16
EVM User's guide Using the UCC21520EVM-286, UCC21521CEVM-286, and UCC21530EVM286 User's Guide (Rev. C) PDF | HTML 2021/10/21
Application brief External Gate Resistor Selection Guide (Rev. A) 2020/02/28
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020/02/28
E-book E-book: An engineer’s guide to industrial robot designs 2020/02/12
Certificate CSA Product Certificate (Rev. A) 2019/08/15
White paper Impact of an isolated gate driver (Rev. A) 2019/02/20
White paper Driving the future of HEV/EV with high-voltage solutions (Rev. B) 2018/05/16
Technical article For efficiencies’ sake – how to integrate bidirectional power flow (part 2) PDF | HTML 2017/09/19
Technical article Making a solar inverter more reliable than the sun PDF | HTML 2017/08/01
White paper Cities grow smarter through innovative semiconductor technologies 2017/07/07
Technical article Pile on to a charger – my EV needs power PDF | HTML 2016/12/20
Technical article Don't forget the gate driver: it’s the muscle PDF | HTML 2016/09/20
Technical article Staying cool, efficiently PDF | HTML 2016/08/22
Technical article How to reduce system cost in a three-phase IGBT-based inverter design PDF | HTML 2016/08/08
Technical article Why is the cloud isolated? PDF | HTML 2016/07/18
Application note UCC21520, a Universal Isolated Gate Driver with Fast Dynamic Response (Rev. A) PDF | HTML 2016/07/05

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TIEVM-VIENNARECT — C2000™ MCU를 사용하는 Vienna 정류기 기반 3상 역률 보정 레퍼런스 설계

The Vienna rectifier power topology is used in high power three phase power factor (AC-DC) applications such as off-board electric vehicle (EV) chargers and telecom rectifiers. This design illustrates how to control the power stage using C2000™ MCUs. This design uses an HSEC180 controlCARD (...)
TI.com에서 구매 불가
평가 보드

UCC21520EVM-286 — UCC21520 4A/6A 절연 듀얼 채널 게이트 드라이버 평가 모듈

UCC21520EVM-286 is designed for evaluating UCC21520DW, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM could be served as a reference design for driving power MOSFETS, IGBTS, and SiC MOSFETS with UCC21520 pin function identification, (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
시뮬레이션 모델

UCC21520 PSpice Transient Model

SLUM544.ZIP (59 KB) - PSpice Model
시뮬레이션 모델

UCC21520 TINA-TI Reference Design

SLUM552.TSC (168 KB) - TINA-TI Reference Design
시뮬레이션 모델

UCC21520 TINA-TI Transient Spice Model

SLUM551.ZIP (23 KB) - TINA-TI Spice Model
시뮬레이션 모델

UCC21520 Unencrypted PSpice Transient Model

SLUM543.ZIP (3 KB) - PSpice Model
계산 툴

SLURAZ5 UCC21520 Bootstrap Calculator 1.0

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어

제품
절연 게이트 드라이버
UCC21220 비활성화 핀, MOSFET 및 GaNFET용 8V UVLO를 지원하는 3.0kVrms, 4A/6A 유얼 채널 절연 게이트 드라이버 UCC21222 비활성화 핀, 프로그래머블 데드 타임 및 8V UVLO를 지원하는 3.0kVrms 4A/6A 2채널 절연 게이트 드라이버 UCC21520 DW 패키지의 듀얼 입력 및 비활성화 핀을 갖춘 5.7kVRMS 4A/6A 듀얼 채널 절연 게이트 드라이버 UCC21521 듀얼 입력, 활성화, 8V UVLO 및 LGA 패키지를 지원하는 5.7kVrms, 4A/6A 듀얼 채널 절연 게이트 드라이버
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
레퍼런스 디자인

TIDM-1000 — C2000 MCU를 사용하는 Vienna 정류기 기반 3상 역률 보정 레퍼런스 디자인

Vienna rectifier power topology is used in high power three phase power factor (AC-DC) applications such as off board EV chargers and telecom rectifiers. Control design of the rectifier can be complex. This design illustrates a method to control the power stage using C2000™ microcontrollers (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-01540 — 데드 타임 삽입이 내장된 게이트 드라이버를 사용하는 3상 인버터 레퍼런스 설계

The TIDA-01540 reference design reduces system cost and enables a compact design for a reinforced isolated 10kW three phase inverter. A lower system cost and compact form factor is achieved by using a dual gate driver in a single package and bootstrap configuration to generate floating voltages (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-01541 — 3상 인버터를 위한 고대역폭 위상 전류 및 DC 링크 전압 감지 레퍼런스 설계

The TIDA-01541 reference design reduces system cost and enables a compact design for isolated phase current and DC link voltage measurement in three-phase inverters, while achieving high bandwidth and sensing accuracy. The output of the isolated amplifiers is interfaced to the internal ADC of the (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-01159 — 초소형, 하프 브리지, 강화 절연 게이트 드라이브 레퍼런스 디자인

This reference design is a half-bridge isolated gated driver used in driving power stages of UPS, inverters, server and telecom applications. This reference design is based on the UCC21520 reinforced insulated gate driver and is capable of driving MOSFETs and SiC-FETs. The design (...)
Design guide: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
SOIC (DW) 16 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상