首頁 電源管理 電壓參考 系列電壓參考
首頁
電源管理
電壓參考
系列電壓參考

REF6050

現行

具有整合式緩衝器和賦能針腳的 5-V、5-ppm/°C 高精密度電壓參考

立即訂購
產品規格表

REF6050

現行
產品規格表 立即訂購

產品詳細資料

VO (V) 5 Initial accuracy (max) (%) 0.05 Temp coeff (max) (ppm/°C) 5 Vin (min) (V) 5.3 Vin (max) (V) 5.5 Iq (typ) (mA) 0.83 Rating Catalog Features Integrated low-output impedance buffer LFN 0.1 to 10 Hz (typ) (µVPP) 15 Iout/Iz (max) (mA) 3 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1
VO (V) 5 Initial accuracy (max) (%) 0.05 Temp coeff (max) (ppm/°C) 5 Vin (min) (V) 5.3 Vin (max) (V) 5.5 Iq (typ) (mA) 0.83 Rating Catalog Features Integrated low-output impedance buffer LFN 0.1 to 10 Hz (typ) (µVPP) 15 Iout/Iz (max) (mA) 3 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1
VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Excellent Temperature Drift Performance
    • 5 ppm/°C (max) from –40°C to +125°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs
  • Excellent Temperature Drift Performance
    • 5 ppm/°C (max) from –40°C to +125°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs

The REF6000 family of voltage references have an integrated low output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and Delta-Sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as other digital-to-analog converters (DACs).

The REF6000 family of voltage references are able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF60xx variants of REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.

The REF6000 family of voltage references have an integrated low output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and Delta-Sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as other digital-to-analog converters (DACs).

The REF6000 family of voltage references are able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF60xx variants of REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.
filter 尋找其它 系列電壓參考
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的裝置不同
REF5050 現行 5-V、3-µVpp/V 雜訊、3-ppm/°C 漂移精密串聯電壓參考 Offers lower temperature drift and initial accuracy on both VREF and VBIAS.

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet REF60xx High-Precision Voltage Reference With Integrated ADC Drive Buffer datasheet (Rev. B) PDF | HTML 2016年 8月 29日
Circuit design DAC force and sense reference drive circuit (Rev. A) PDF | HTML 2024年 9月 20日
Circuit design Circuit to drive a switched capacitor reference input for high-precision devices (Rev. A) PDF | HTML 2024年 9月 19日
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 2019年 6月 28日
White paper Voltage-reference impact on total harmonic distortion 2016年 8月 1日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC128S102EVM — 適用於 12 位元、八通道、SAR 類比轉數位轉換器 (ADC) 的 ADC128S102 評估模組

The ADC128S102 evaluation module (EVM) is a platform for evaluating the operation and performance of the ADC128S102, a 12-bit, eight-channel, 1-MSPS, serial-interface, system activity report (SAR) analog-to-digital converter (ADC). The user can source an analog input and the user-friendly graphical (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

DIP-ADAPTER-EVM — DIP 轉接器評估模組

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

使用指南: PDF
TI.com 無法提供
開發板

PLABS-SAR-EVM-PDK — TI Precision Labs SAR ADC 評估模組性能展示套件 (PDK)

PLABS-SAR-EVM-PDK is an experimental platform used in conjunction with TI Precision Labs videos to gain a deeper understanding of successive approximation register (SAR) analog-to-digital converter (ADC) circuits. The evaluation module (EVM) platform contains two channels for common SAR (...)

使用指南: PDF
TI.com 無法提供
開發板

REF6025EVM-PDK — REF6025 電壓參考評估模組

The REF6025EVM-PDK is a platform for evaluating the performance of the REF6025 voltage reference. The evaluation kit brings out the burst mode performance of the device which is a key feature of the device.
使用指南: PDF
TI.com 無法提供
模擬型號

PSpice Simulation Companion for DAC Force And Sense Reference Drive Circuit

SBOMBX7.ZIP (101 KB) - PSpice Model
下載
模擬型號

REF6050 TINA-TI Reference Design

SBOM995.TSC (6462 KB) - TINA-TI Reference Design
下載
模擬型號

REF6050 TINA-TI Transient Spice Model

SBOM994.ZIP (31 KB) - TINA-TI Spice Model
下載
模擬型號

TINA-TI Simulation Companion for DAC Force And Sense Reference Drive Circuit (Rev. A)

SBAM412A.ZIP (69 KB) - TINA-TI Reference Design
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
參考設計

TIDA-01057 — 將真正 10Vpp 差分輸入的訊號動態範圍最大化至 20 位元 ADC 的參考設計

This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01053 — 適用於高動態範圍儀器，具最佳化 THD、雜訊與 SNR 的 ADC 驅動器參考設計

The TIDA-01053 is an ADC driver reference design to optimize the THD, noise and the full system SNR for the high dynamic range instrumentation. The high capacitive nature of the ADC input presents some unique challenges for driver design and part selection process to ensure stability, low noise, (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01052 — 使用負電源輸入改進全幅 THD 的 ADC 驅動器參考設計

The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VSSOP (DGK) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片