首頁 介面 I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA39306

現行

FM+ I²C 匯流排和 SMBus 電壓轉換器

產品詳細資料

Features Enable pin Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.85 VCCA (max) (V) 5.5 VCCB (min) (V) 1.65 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 125
Features Enable pin Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.85 VCCA (max) (V) 5.5 VCCB (min) (V) 1.65 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8 VSSOP (DCU) 8 6.2 mm² 2 x 3.1 X2SON (DTM) 8 1.08 mm² 0.8 x 1.35
  • 2-Bit bidirectional translator for SDA and SCL lines in mixed-mode I 2C applications
  • Standard-mode, fast-mode, and fast-mode plus I 2C and SMBus compatible
  • I 3C compatible (12.5 MHz supported)
  • Allows voltage-level translation between
    • 0.9-V V REF1 and 1.8-V, 2.5-V, 3.3-V, or 5-V V REF2
    • 1.2-V V REF1 and 1.8-V, 2.5-V, 3.3-V, or 5-V V REF2
    • 1.8-V V REF1 and 2.5-V, 3.3-V, or 5-V V REF2
    • 2.5-V V REF1 and 3.3-V or 5-V V REF2
    • 3.3-V V REF1 and 5-V V REF2
  • Provides bidirectional voltage translation with no direction Pin
  • Low ON-state resistance between input and output ports provides less signal distortion
  • Open-drain I 2C I/O ports (SCL1, SDA1, SCL2, and SDA2)
  • 5-V Tolerant I 2C I/O ports to support mixed-mode signal operation
  • High-impedance SCL1, SDA1, SCL2, and SDA2 pins for EN = Low
  • Lockup-free operation for isolation when EN = Low
  • Flow-through pinout for ease of printed-circuit-board trace routing
  • ESD Protection Exceeds JESD 22
    • 2000-V human-body model (A114-A)
    • 1000-V charged-device model (C101)
  • 2-Bit bidirectional translator for SDA and SCL lines in mixed-mode I 2C applications
  • Standard-mode, fast-mode, and fast-mode plus I 2C and SMBus compatible
  • I 3C compatible (12.5 MHz supported)
  • Allows voltage-level translation between
    • 0.9-V V REF1 and 1.8-V, 2.5-V, 3.3-V, or 5-V V REF2
    • 1.2-V V REF1 and 1.8-V, 2.5-V, 3.3-V, or 5-V V REF2
    • 1.8-V V REF1 and 2.5-V, 3.3-V, or 5-V V REF2
    • 2.5-V V REF1 and 3.3-V or 5-V V REF2
    • 3.3-V V REF1 and 5-V V REF2
  • Provides bidirectional voltage translation with no direction Pin
  • Low ON-state resistance between input and output ports provides less signal distortion
  • Open-drain I 2C I/O ports (SCL1, SDA1, SCL2, and SDA2)
  • 5-V Tolerant I 2C I/O ports to support mixed-mode signal operation
  • High-impedance SCL1, SDA1, SCL2, and SDA2 pins for EN = Low
  • Lockup-free operation for isolation when EN = Low
  • Flow-through pinout for ease of printed-circuit-board trace routing
  • ESD Protection Exceeds JESD 22
    • 2000-V human-body model (A114-A)
    • 1000-V charged-device model (C101)

The TCA39306 is a dual bidirectional voltage-level translator compatible with I 2C, SMBus, and I 3C with an enable (EN) input, and is operational from 0.9-V to 3.3-V V REF1 and 1.8-V to 5.5-V V REF2.

The device allows bidirectional voltage translations between 0.85 V and 5 V, without the use of a direction pin. The low ON-state resistance (R ON) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.

In addition to voltage translation, the TCA39306 can be used to isolate a higher speed bus from a lower speed bus by controlling the EN pin to disconnect the slower bus during fast-mode communication.

The TCA39306 is a dual bidirectional voltage-level translator compatible with I 2C, SMBus, and I 3C with an enable (EN) input, and is operational from 0.9-V to 3.3-V V REF1 and 1.8-V to 5.5-V V REF2.

The device allows bidirectional voltage translations between 0.85 V and 5 V, without the use of a direction pin. The low ON-state resistance (R ON) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.

In addition to voltage translation, the TCA39306 can be used to isolate a higher speed bus from a lower speed bus by controlling the EN pin to disconnect the slower bus during fast-mode communication.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet TCA39306 Dual Bidirectional I2C Bus and SMBus Voltage-Level Translator datasheet (Rev. B) PDF | HTML 2023年 3月 28日
Application note PassFET Hang Time with TCA39306 I2C, I3C Level Translator PDF | HTML 2024年 9月 23日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application brief I3C Voltage Translator and Multiplexer Quick Reference PDF | HTML 2024年 1月 4日
Application brief Best Practices: I2C Devices on an I3C Shared Bus PDF | HTML 2023年 3月 30日
Application brief I3C - Next Generation Serial Communication Interface PDF | HTML 2022年 2月 24日
EVM User's guide TCA39306 EVM User's Guide PDF | HTML 2021年 5月 11日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TCA39306EVM — TCA39306 評估模組低電壓 I²C 電平移位器

此 EVM 透過可調整上拉電阻器和匯流排電容器提供可配置的負載條件,讓設計人員能在其系統中輕鬆測試此裝置的性能。

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

TCA39306 IBIS Model

SCPM048.ZIP (23 KB) - IBIS Model
設計工具

I2C-DESIGNER — I2C 設計工具

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23-THN (DDF) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian
X2SON (DTM) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片