TLC59210
- DMOS Process
- High Voltage Output (Vds = 30 V)
- Output Current on Each Channel
(Ids Max = 200 mA) - Latch-Up Performance Exceeds 250 mA Per
JEDEC Standard JESD-17 - ESD Protection Exceeds JESD 22
- 2000-V Human Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged Device Model (C101)
- LED Driver Application
- Output Clamp Diodes (Parasitic)
- Control Pins of CLR and CLK Inputs
- Clock Input up to 1 MHz
The TLC59210 is an 8-bit flip-flop driver for LED and solenoid with Schmitt-trigger buffers. Each channel can sink up to 200mA and support an output voltage up to 30V. The TLC59210 is designed for VCC and operation from 3.3V to 5.5V.
Each output channel is controlled by a positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) input meeting the setup time requirements is transferred to the Y output on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
The TLC59210 is characterized for operation from –40°C to 85°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TLC59210 8-BIT DMOS Sink Driver With Latch datasheet (Rev. A) | PDF | HTML | 2015年 12月 3日 |
| White paper | Common LED Functions and LED Driver Design Considerations | 2020年 9月 21日 | ||
| Application note | How to Select a RGB LED Driver | 2019年 8月 8日 | ||
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018年 6月 25日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| PDIP (N) | 20 | Ultra Librarian |
| TSSOP (PW) | 20 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點