TPS50601A-SP
- 5962-10221:
- Radiation hardened up to TID 100 krad(Si)
- ELDRS free 100 krad(Si) – 10 mrad(Si)/s
- Single lhup (SEL) Immune to
LET = 75 MeV-cm2/mg - SEB and SEGR immune to 75 MeV-cm2/mg, SOA Curve Available
- SET/SEFI Cross-section plot available
- peak efficiency: 96.6% (VO = 3.3 V)
- Integrated 58-mΩ/50-mΩ MOSFETs
- Power rail: 3 to 7 V on VIN
- 6-A Maximum output current
- Flexible switching frequency options:
- 100-kHz to 1-MHz Adjustable internal oscillator
- External sync capability: 100 kHz to 1 MHz
- Sync pin can be configured as a 500-kHz output for master/slave applications
- 0.804-V ±1.5% Voltage reference overtemperature, radiation, and line and load regulation
- Monotonic start-up into prebiased outputs
- Adjustable soft start through external capacitor
- Input enable and power-good output for power sequencing
- Power good output monitor for undervoltage and overvoltage
- Adjustable input undervoltage lockout (UVLO)
- 20-Pin Ultra-small, thermally-enhanced ceramic flatpack package (hkh) for space applications
The TPS50601A-SP is a radiation hardened, 7-V, 6-A synchronous step-down converter, which is optimized for small designs through high efficiency and integrating the high-side and low-side MOSFETs. Further space savings are achieved through current mode control, which reduces component count, and a high switching frequency, reducing the inductors footprint. The devices are offered in an ultra small, thermally enhanced 20-pin ceramic flatpack package.
The output voltage startup ramp is controlled by the SS/TR pin which allows operation as either a stand alone power supply or in tracking situations. Power sequencing is also possible by correctly configuring the enable and the open drain power good pins. In addition, the TPS50601A-SP can be configured in master-slave mode to provide up to 12-A of output current.
Cycle-by-cycle current limiting on the high-side FET protects the device in overload situations and is enhanced by a low-side sourcing current limit which prevents current runaway. There is also a low-side sinking current limit which turns off the low-side MOSFET to prevent excessive reverse current. Thermal shutdown disables the part when die temperature exceeds thermal shutdown temperature.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC12DJ3200EVMCVAL — ADC12DJ3200QML-SP 評估模組
ADC12DJ3200EVMCVAL 是一款評估 ADC12DJ3200QML-SP 裝置的評估模組 (EVM)。ADC12DJ3200QML-SP 為航太級、低功耗、12位元、雙 3.2-GSPS/單 6.4-GSPS、射頻取樣類比轉數位轉換器 (ADC),具有緩衝類比輸入、整合式數位降壓轉換器和 JESD204B 介面。整合式數位降壓轉換器,搭載可編程 NCO 和降取設定,包括無降取 12 位元與 8 位元 ADC 輸出。此 EVM 具有變壓器耦合類比輸入,可適應廣泛的訊號來源和頻率。板載 LMX2582 時鐘合成器和 LMK04832 JESD204B 時鐘產生器,可配置為提供完整 (...)
TPS50601ASPEVM-D — TPS50601A-SP 雙路運作評估模組
The TPS50601A-SP is a radiation hardened, 7-V, 6-A synchronous step-down converter, which is optimized for small designs through high efficiency and integrating the high-side and low-side MOSFETs. The device offers optimum electrical and radiation performance in a very small, thermally (...)
TPS50601ASPEVM-S — TPS50601A-SP 單運作評估模組
TSW12D1620EVM-CVAL — ADC12D1620QML-SP 航太級寬頻接收器評估模組
TSW12D1620EVM-CVAL 是 1.5-GHz 寬頻接收器評估模組 (EVM),其中包括放大器、類比轉數位轉換器 (ADC)、時脈、溫度感測器、微控制器及電源解決方案的陶瓷工程模型。電路板最適合從近 DC 到 1.5 GHz 的 IF/RF 頻率數位化。
類比輸入路徑可選擇將 6.5-GHz LMH5401-SP 做為單端至差動增益區塊,或繞過放大器並以差動訊號驅動 ADC。放大器後則為 12 位元、雙 1.6-GSPS 或單 3.2-GSPS ADC12D1620QML-SP。這些高效能元件皆有必要的電源、微控制器和溫度感測器裝置支援。
TSW12D1620EVM-CVAL (...)
STARD-3P-STAR-TIGER — 使用 TI 抗輻射電源和類比 IC 之 SpaceFiber 適用的 STAR-Dundee STAR-Tiger 電源供應器
STAR-Tiger 是一款高性能的 SpaceFiber 路由交換機,屬於歐盟高端專案的一部分,是歐洲太空論壇創新太空獎的得獎產品。STAR-Tiger 裝置中的電源供應電路板,爲用於運作路由交換機的 Xilinx KU060 FPGA 提供主要電源軌。STAR-Tiger 電源供應電路板使用德州儀器的輻射硬化電源供應裝置,展示用於太空船高性能運算和連網的穩健供電。
ALPHA-XILINX-KU060-SPACE — 附帶 TI 電源且適用於 Xilinx® Kintex® UltraScale™ XQRKU060 FPGA 的 Alpha Data® 主機板
TPS50601A-SP TINA-TI Startup Transient Reference Design
TPS50601A-SP TINA-TI Steady State Transient Reference Design
TPS50601A-SP Worst Case Analysis Unencrypted PSpice Average Model
TIDA-010191 — 航太級多通道 JESD204B 15-GHz 時脈參考設計
TIDA-070001 — 具有 OCP 冗餘 eFuse 輸入的 3 至 7 VIN 航太級負載點 (POL) 參考設計
TIDA-070005 — 3 至 7 VIN、24-A 輸出、0.95-VOUT、航太級電流共享負載點 (POL) 參考設計
As FPGA and ASIC technology advances, the core voltage requirements get lower but the current demand is larger. The newest space grade FPGAs and ASICS require low voltage and high currents for their core power consumption. These high (...)
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
CFP (HKH) | 20 | Ultra Librarian |
DIESALE (KGD) | — |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點