首頁 介面 USB IC USB 集線器與控制器
首頁
介面
USB IC
USB 集線器與控制器

TUSB1210-Q1

現行

車用 USB2.0 高速 480-Mbps ULPI PHY 收發器

立即訂購
產品規格表

TUSB1210-Q1

現行
產品規格表 立即訂購

產品詳細資料

Function USB2 USB speed (Mbps) 480 Type Transceiver Supply voltage (V) 1.1, 3.3 Rating Automotive Operating temperature range (°C) -40 to 85
Function USB2 USB speed (Mbps) 480 Type Transceiver Supply voltage (V) 1.1, 3.3 Rating Automotive Operating temperature range (°C) -40 to 85
VQFN (RHB) 32 25 mm² 5 x 5
  • AEC-Q100 Qualified with:
    • Temperature Grade 3: –40°C to 85°C
    • HBM ESD Classification 1C
    • CDM ESD Classification C4B
  • USB2.0 PHY Transceiver Chip, Designed to Interface
    with a USB Controller via a ULPI 12-pin Interface,
    Fully Compliant With:
    • Universal Serial Bus Specification Rev. 2.0
    • On-The-Go Supplement to the USB
      2.0 Specification       Rev. 1.3
    • UTMI+ Low Pin Interface (ULPI) Specification
      Rev. 1.1
  • DP/DM Line External Component Compensation
    (Patent #US7965100 B1)
  • Interfaces to Host, Peripheral and OTG Device Cores;
    Optimized for Portable Devices or System ASICs with
    Built-in USB OTG Device Core
  • Complete USB OTG Physical Front-End that Supports
    Host Negotiation Protocol (HNP) and Session Request
    Protocol (SRP)
  • ULPI Interface:
    • I/O Interface (1.8 V) Optimized for Non-Terminated
      50 Ω Line Impedance
    • ULPI CLOCK Pin (60 MHz) Supports Both Input
      and Output Clock Configurations
    • Fully Programmable ULPI-Compliant Register Set
  • Available in a 32-Pin Quad Flat No Lead
    [QFN (RHB)] Package
  • AEC-Q100 Qualified with:
    • Temperature Grade 3: –40°C to 85°C
    • HBM ESD Classification 1C
    • CDM ESD Classification C4B
  • USB2.0 PHY Transceiver Chip, Designed to Interface
    with a USB Controller via a ULPI 12-pin Interface,
    Fully Compliant With:
    • Universal Serial Bus Specification Rev. 2.0
    • On-The-Go Supplement to the USB
      2.0 Specification       Rev. 1.3
    • UTMI+ Low Pin Interface (ULPI) Specification
      Rev. 1.1
  • DP/DM Line External Component Compensation
    (Patent #US7965100 B1)
  • Interfaces to Host, Peripheral and OTG Device Cores;
    Optimized for Portable Devices or System ASICs with
    Built-in USB OTG Device Core
  • Complete USB OTG Physical Front-End that Supports
    Host Negotiation Protocol (HNP) and Session Request
    Protocol (SRP)
  • ULPI Interface:
    • I/O Interface (1.8 V) Optimized for Non-Terminated
      50 Ω Line Impedance
    • ULPI CLOCK Pin (60 MHz) Supports Both Input
      and Output Clock Configurations
    • Fully Programmable ULPI-Compliant Register Set
  • Available in a 32-Pin Quad Flat No Lead
    [QFN (RHB)] Package

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates (High-Speed 480 Mbps, Full-Speed 12 Mbps and Low-Speed 1.5 Mbps), and is compliant to both Host and Peripheral modes. It additionally supports a UART mode and legacy ULPI serial modes.

TUSB1210-Q1 also supports the OTG (Ver1.3) optional addendum to the USB 2.0 Specification, including Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).

The DP/DM external component compensation in the transmitter compensates for variations in the series impendence in order to match with the data line impedance and the receiver input impedance, to limit data reflections, and thereby, improve eye diagrams.

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates (High-Speed 480 Mbps, Full-Speed 12 Mbps and Low-Speed 1.5 Mbps), and is compliant to both Host and Peripheral modes. It additionally supports a UART mode and legacy ULPI serial modes.

TUSB1210-Q1 also supports the OTG (Ver1.3) optional addendum to the USB 2.0 Specification, including Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).

The DP/DM external component compensation in the transmitter compensates for variations in the series impendence in order to match with the data line impedance and the receiver input impedance, to limit data reflections, and thereby, improve eye diagrams.
filter 尋找其它 USB 集線器與控制器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TUSB1210-Q1 Standalone USB Transceiver Chip Silicon datasheet (Rev. A) PDF | HTML 2014年 10月 2日
EVM User's guide TUSB1210 EVM User's Guide 2014年 9月 17日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

TUSB1210 IBIS Model

SLLM184.ZIP (147 KB) - IBIS Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RHB) 32 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片