首頁 電源管理 閘極驅動器 低壓側驅動器

UC1705-SP

現行

具 40-V VDD 及輸出鎖存的航太級 QMLV、1.5-A/1.5-A 單通道閘極驅動器

產品詳細資料

Number of channels 1 Power switch IGBT, MOSFET Peak output current (A) 1.5 Input supply voltage (min) (V) 5 Input supply voltage (max) (V) 40 Features Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 40 Input threshold TTL Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Complementary
Number of channels 1 Power switch IGBT, MOSFET Peak output current (A) 1.5 Input supply voltage (min) (V) 5 Input supply voltage (max) (V) 40 Features Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 40 Input threshold TTL Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Complementary
CDIP (JG) 8 64.032 mm² 9.6 x 6.67
  • 1.5 A Source/Sink Drive
  • 100 nsec Delay
  • 40 nsec Rise Fall into 1000 pF
  • Inverting and Non-Inverting Inputs
  • Low Cross-Conduction Current Spike
  • Low Quiescent Current
  • 5 V to 40 V Operation
  • Thermal Shutdown Protection
  • Minidip and Power Packages

  • 1.5 A Source/Sink Drive
  • 100 nsec Delay
  • 40 nsec Rise Fall into 1000 pF
  • Inverting and Non-Inverting Inputs
  • Low Cross-Conduction Current Spike
  • Low Quiescent Current
  • 5 V to 40 V Operation
  • Thermal Shutdown Protection
  • Minidip and Power Packages

The UC1705 family of power drivers is made with a high sppeed Schottky process to interface between low-level control functions and high-power switching devices - particularly power MOSFETs. These devices are also an optimum choise for capacitive line drivers where up to 1.5 A may be switched in either direction. With both inverting and non-inverting inputs available, logic signals of either polarity may be accepted, or one input can be used to gate or strobe the other.

Supply voltages for both VS and VC can independently range from 5 V to 40 V. For additional application details, see the UC1707/3707 data sheet (SLUS177).

The UC1705 is packaged in an 8-pin hermetically sealed CERDIP for -55°C to 125°C operation. The UC3705 is specified for a temperature range of 0°C to 70°C and is available in either a plastic minidip or a 5-pin, power
TO-220 package.

The UC1705 family of power drivers is made with a high sppeed Schottky process to interface between low-level control functions and high-power switching devices - particularly power MOSFETs. These devices are also an optimum choise for capacitive line drivers where up to 1.5 A may be switched in either direction. With both inverting and non-inverting inputs available, logic signals of either polarity may be accepted, or one input can be used to gate or strobe the other.

Supply voltages for both VS and VC can independently range from 5 V to 40 V. For additional application details, see the UC1707/3707 data sheet (SLUS177).

The UC1705 is packaged in an 8-pin hermetically sealed CERDIP for -55°C to 125°C operation. The UC3705 is specified for a temperature range of 0°C to 70°C and is available in either a plastic minidip or a 5-pin, power
TO-220 package.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的裝置不同
UC1707-SP 現行 具 40-V VDD 及輸出鎖存的抗輻射 QMLV、1.5-A/1.5-A 雙通道閘極驅動器 Higher drive dual-channel product useful in push-pull topologies
功能與所比較的裝置相似
TPS7H6003-SP 現行 抗輻射、QMLV 200-V 半橋 GaN 閘極驅動器 Dual low-side implementation for GaN

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 16
類型 標題 日期
* Data sheet High Speed Power Driver datasheet (Rev. D) 2012年 3月 8日
* SMD UC1705-SP SMD 5962-95798 2016年 7月 8日
Application brief DLA Approved Optimizations for QML Products (Rev. B) PDF | HTML 2024年 10月 23日
Selection guide TI Space Products (Rev. J) 2024年 2月 12日
Application note Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs PDF | HTML 2024年 1月 22日
Application note Using a Single-Output Gate-Driver for High-Side or Low-Side Drive (Rev. B) PDF | HTML 2023年 9月 8日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
Application note QML flow, its importance, and obtaining lot information (Rev. C) 2023年 8月 30日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022年 11月 17日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 2020年 8月 21日
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 2020年 5月 18日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日
Application brief How to overcome negative voltage transients on low-side gate drivers' inputs 2019年 1月 18日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
CDIP (JG) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片