UC1708-SP

現行

具 35-V VDD 的耐輻射 QMLV、3-A/3-A 雙通道閘極驅動器

產品詳細資料

Number of channels 2 Power switch IGBT, MOSFET Peak output current (A) 3 Input supply voltage (min) (V) 5 Input supply voltage (max) (V) 35 Features Enable pin, Shutdown, Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold CMOS, TTL Channel input logic Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Dual
Number of channels 2 Power switch IGBT, MOSFET Peak output current (A) 3 Input supply voltage (min) (V) 5 Input supply voltage (max) (V) 35 Features Enable pin, Shutdown, Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold CMOS, TTL Channel input logic Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Dual
CDIP (J) 16 135.3552 mm² 19.56 x 6.92 CDIP (JG) 8 64.032 mm² 9.6 x 6.67 LCCC (FK) 20 79.0321 mm² 8.89 x 8.89
  • 3.0A Peak Current Totem Pole Output
  • 5 to 35V Operation
  • 25ns Rise and Fall Times
  • 25ns Propagation Delays
  • Thermal Shutdown and Under-Voltage Protection
  • High-Speed, Power MOSFET Compatible
  • Efficient High Frequency Operation
  • Low Cross-Conduction Current Spike
  • Enable and Shutdown Functions
  • Wide Input Voltage Range
  • ESD Protection to 2kV

  • 3.0A Peak Current Totem Pole Output
  • 5 to 35V Operation
  • 25ns Rise and Fall Times
  • 25ns Propagation Delays
  • Thermal Shutdown and Under-Voltage Protection
  • High-Speed, Power MOSFET Compatible
  • Efficient High Frequency Operation
  • Low Cross-Conduction Current Spike
  • Enable and Shutdown Functions
  • Wide Input Voltage Range
  • ESD Protection to 2kV

The UC1708 family of power drivers is made with a high-speed, high-voltage, Schottky process to interface control functions and high-power switching devices — particularly power MOSFETs. Operating over a 5 V to 35 V supply range, these devices contain two independent channels. The A and B inputs are compatible with TTL and CMOS logic families, but can withstand input voltages as high as VIN. Each output can source or sink up to 3 A as long as power dissipation limits are not exceeded.

Although each output can be activated independently with its own inputs, they can be forced low in common through the action of either a digital high signal at the Shutdown terminal or by forcing the Enable terminal low. The Shutdown terminal will only force the outputs low, it will not effect the behavior of the rest of the device. The Enable terminal effectively places the device in under-voltage lockout, reducing power consumption by as much as 90%. During under-voltage and disable (Enable terminal forced low) conditions, the outputs are held in a self-biasing, low-voltage, state.

The UC3708 and UC2708 are available in plastic 8-pin MINI DIP and 16-pin bat-wing DIP packages for commercial operation over a 0°C to 70°C temperature range and industrial temperature range of -25°C to 85°C respectively. For operation over a -55°C to 125°C temperature range, the UC1708 is available in hermetically sealed 8-pin MINI CDIP, 16 pin CDIP and 20 pin CLCC packages. Surface mount devices are also available.

The UC1708 family of power drivers is made with a high-speed, high-voltage, Schottky process to interface control functions and high-power switching devices — particularly power MOSFETs. Operating over a 5 V to 35 V supply range, these devices contain two independent channels. The A and B inputs are compatible with TTL and CMOS logic families, but can withstand input voltages as high as VIN. Each output can source or sink up to 3 A as long as power dissipation limits are not exceeded.

Although each output can be activated independently with its own inputs, they can be forced low in common through the action of either a digital high signal at the Shutdown terminal or by forcing the Enable terminal low. The Shutdown terminal will only force the outputs low, it will not effect the behavior of the rest of the device. The Enable terminal effectively places the device in under-voltage lockout, reducing power consumption by as much as 90%. During under-voltage and disable (Enable terminal forced low) conditions, the outputs are held in a self-biasing, low-voltage, state.

The UC3708 and UC2708 are available in plastic 8-pin MINI DIP and 16-pin bat-wing DIP packages for commercial operation over a 0°C to 70°C temperature range and industrial temperature range of -25°C to 85°C respectively. For operation over a -55°C to 125°C temperature range, the UC1708 is available in hermetically sealed 8-pin MINI CDIP, 16 pin CDIP and 20 pin CLCC packages. Surface mount devices are also available.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
最新 TPS7H6003-SP 現行 抗輻射、QMLV 200-V 半橋 GaN 閘極驅動器 Dual low-side implementation for GaN

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 17
類型 標題 日期
* Data sheet Dual Non-Inverting Power Driver datasheet (Rev. C) 2007年 9月 25日
* Radiation & reliability report UC1708-SP Neutron Displacement Damage (NDD) Characterization 2021年 11月 8日
* Radiation & reliability report UC1708-SP Total Ionizing Dose (TID) Lookahead Radiation Report 2020年 10月 7日
* SMD UC1708-SP SMD 5962-00514 2016年 7月 8日
Application brief DLA Approved Optimizations for QML Products (Rev. B) PDF | HTML 2024年 5月 17日
Selection guide TI Space Products (Rev. J) 2024年 2月 12日
Application note Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs PDF | HTML 2024年 1月 22日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
Application note QML flow, its importance, and obtaining lot information (Rev. C) 2023年 8月 30日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022年 11月 17日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 2020年 8月 21日
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 2020年 5月 18日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日
Application brief How to overcome negative voltage transients on low-side gate drivers' inputs 2019年 1月 18日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
CDIP (J) 16 Ultra Librarian
CDIP (JG) 8 Ultra Librarian
LCCC (FK) 20 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片