Inicio Gestión de la energía Convertidores de CA/CC y CC/CC (FET integrado)
Inicio
Gestión de la energía
Convertidores de CA/CC y CC/CC (FET integrado)

TPS54325

ACTIVO

Convertidor reductor síncrono con entrada de 4.5V a 18V y 3 A

Haga su pedido ahora
Hoja de datos

TPS54325

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Rating Catalog Operating temperature range (°C) -40 to 85 Topology Buck Type Converter Iout (max) (A) 3 Vin (min) (V) 4.5 Vin (max) (V) 18 Switching frequency (min) (kHz) 700 Switching frequency (max) (kHz) 700 Features Enable, Power good, Soft Start Adjustable, Synchronous Rectification Control mode D-CAP2 Vout (min) (V) 0.76 Vout (max) (V) 5.5 Iq (typ) (µA) 850 Duty cycle (max) (%) 90
Rating Catalog Operating temperature range (°C) -40 to 85 Topology Buck Type Converter Iout (max) (A) 3 Vin (min) (V) 4.5 Vin (max) (V) 18 Switching frequency (min) (kHz) 700 Switching frequency (max) (kHz) 700 Features Enable, Power good, Soft Start Adjustable, Synchronous Rectification Control mode D-CAP2 Vout (min) (V) 0.76 Vout (max) (V) 5.5 Iq (typ) (µA) 850 Duty cycle (max) (%) 90
HTSSOP (PWP) 14 32 mm² 5 x 6.4
  • D-CAP2™ Mode Enables Fast Transient Response
  • Low Output Ripple and Allows Ceramic Output Capacitor
  • Wide VCC Input Voltage Range: 4.5 V to 18 V
  • Wide VIN Input Voltage Range: 2.0 V to 18 V
  • Output Voltage Range: 0.76 V to 5.5 V
  • Highly Efficient Integrated FET’s Optimized for
    Lower Duty Cycle Applications – 120 mΩ (High Side)
    and 70 mΩ (Low Side)
  • High Efficiency, less than 10 µA at shutdown
  • High Initial Bandgap Reference Accuracy
  • Adjustable Soft Start
  • Pre-Biased Soft Start
  • 700-kHz Switching Frequency (fSW)
  • Cycle By Cycle Over Current Limit
  • Power Good Output
  • D-CAP2™ Mode Enables Fast Transient Response
  • Low Output Ripple and Allows Ceramic Output Capacitor
  • Wide VCC Input Voltage Range: 4.5 V to 18 V
  • Wide VIN Input Voltage Range: 2.0 V to 18 V
  • Output Voltage Range: 0.76 V to 5.5 V
  • Highly Efficient Integrated FET’s Optimized for
    Lower Duty Cycle Applications – 120 mΩ (High Side)
    and 70 mΩ (Low Side)
  • High Efficiency, less than 10 µA at shutdown
  • High Initial Bandgap Reference Accuracy
  • Adjustable Soft Start
  • Pre-Biased Soft Start
  • 700-kHz Switching Frequency (fSW)
  • Cycle By Cycle Over Current Limit
  • Power Good Output

The TPS54325 device is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54325 device enables system designers to complete the suite of various end equipment’s power bus regulators with a cost effective, low component count, low standby current solution.

The main control loop for the TPS54325 uses the D-CAP2™ mode control which provides a very fast transient response with no external components. The TPS54325 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VCC input , and from 2.0-V to 18-V VIN input power supply voltage. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable slow start time and a power good function. The TPS54325 is available in the 14 pin HTSSOP package, and designed to operate from –40°C to 85°C.

The TPS54325 device is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54325 device enables system designers to complete the suite of various end equipment’s power bus regulators with a cost effective, low component count, low standby current solution.

The main control loop for the TPS54325 uses the D-CAP2™ mode control which provides a very fast transient response with no external components. The TPS54325 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VCC input , and from 2.0-V to 18-V VIN input power supply voltage. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable slow start time and a power good function. The TPS54325 is available in the 14 pin HTSSOP package, and designed to operate from –40°C to 85°C.
filter Buscar otro/a Convertidores de CA/CC y CC/CC (FET integrado)
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Pin por pin con la misma funcionalidad que el dispositivo comparado
TPS54225 ACTIVO Convertidor de bajada síncrono de 2 A con entrada de 4.5 V a 18 V en encapsulado HTSSOP This product offers lower current (2 A).
TPS54425 ACTIVO Convertidor reductor síncrono con entrada de 4.5V a 18V y 4A This product offers higher current (4A).
Funcionalidad similar a la del dispositivo comparado
NUEVO TPS563206 ACTIVO Convertidor reductor síncrono de 3 A y entrada de 4,2 V a 17 V en encapsulado SOT563 This new product has smaller package and simplified design
TPS563257 ACTIVO Convertidor reductor síncrono de 3 V a 17 V de tensión de entrada, 3 A y 1.2 MHz en SOT563 This product has smaller package, 1.2MHz switching frequency, power good and soft start features

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 6
Tipo Título Fecha
* Data sheet TPS54325 4.5-V to 18-V, 3-A Output Synchronous Step Down Switcher with Integrated FET datasheet (Rev. F) PDF | HTML 23 nov 2014
Analog Design Journal Control-Mode Quick Reference Guide (Rev. B) PDF | HTML 29 ago 2023
User guide TPS54325 Step-Down Converter Evaluation Module User's Guide (Rev. A) PDF | HTML 11 oct 2021
Application note D-CAP2 Frequency Response Model, based on frequency domain analysis of Fixed On- 02 ene 2013
Application note Understanding Thermal Dissipation and Design of a Heatsink 04 may 2011
Analog Design Journal Efficiency of synchronous versus nonsynchronous buck converters 04 oct 2009

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

TPS54325EVM — Módulo de evaluación de convertidor de 3 A y entrada de 5 V a 17 V

The TPS54325EVM (evaluation module) is a fully assembled and tested circuit for evaluating the TPS54428 synchronous step-down converter. The EVM operates from a 4.5-V to 18-V input and provides a 1.05-V output up to 3-A load. The main control loop of TPS54325 uses D-CAP2™ mode control, which (...)

Guía del usuario: PDF | HTML
No disponible en TI.com
Modelo de simulación

TPS54325 TINA-TI Reference Design

SLVM201.TSC (168 KB) - TINA-TI Reference Design
Descargar
Modelo de simulación

TPS54325 TINA-TI Transient Spice Model

SLVM200.ZIP (40 KB) - TINA-TI Spice Model
Descargar
Modelo de simulación

TPS54325 Unencrypted PSpice Transient Model Package (Rev. A)

SLIM285A.ZIP (41 KB) - PSpice Model
Descargar
Diseños de referencia

TIDA-010011 — Diseño de referencia de arquitectura de fuente de alimentación de alta eficiencia para módulo de pro

This reference design showcases various power architectures for generating multiple voltage rails for an application processor module, requiring >1A load current and high efficiency . The required power supply is generated using 5-, 12- or 24-V DC input from the backplane. Power supplies are (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

PMP5411 — Fuente de alimentación de decodificador CA universal de 40 W (1.2 V a 3 A)

This reference evaluation module is an example of complete power-trees inside a set-top-box.
It performs an AC-DC conversion, then, DC-DC conversions for 1.2V/1.8V/2.5V/3.3V/5V rails.
Test report: PDF
Esquema: PDF
Diseños de referencia

PMP8251 — Solución de potencia para Xilinx FPGA Zynq 7 (1.8 V a 0.15 A)

This reference design features multiple TPS54325 and other power devices for Xilinx Zynq FPGA. From 12-V input, this reference design has the power rails required by Zynq FPGA, including DDR3 memory.
Test report: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
HTSSOP (PWP) 14 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos