首頁 介面 I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9509

現行

具內部 1-mA 電流來源的 2 位元位準轉換 400-kHz I2C/SMBus 緩衝器/中繼器

產品詳細資料

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= (VCCB-1) Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= (VCCB-1) Rating Catalog Operating temperature range (°C) -40 to 85
VSSOP (DGK) 8 14.7 mm² 3 x 4.9 X2QFN (RVH) 8 2.56 mm² 1.6 x 1.6
  • Two-channel bidirectional buffer
  • I2C bus and SMBus compatible
  • Operating supply voltage range of 2.7V to 5.5V on B side
  • Operating voltage range of 0.9V to 5.5V on A side
  • Voltage-level translation from 0.9V to 5.5V and 2.7V to 5.5V
  • Active-high repeater-enable input
  • Requires no external pullup resistors on lower-voltage port-A
  • Open-drain I2C I/O
  • 5.5-V Tolerant I2C and enable input support mixed-mode signal operation
  • Lockup-free operation
  • Accommodates standard mode and fast mode I2C devices and multiple controllers
  • Supports arbitration and clock stretching across Repeater
  • Powered-off high-impedance I2C bus pins
  • Supports 400-kHz fast I2C bus operating speeds
  • Available in
    • 1.6mm × 1.6mm, 0.4mm height, 0.5mm pitch QFN package
    • 3mm × 3mm Industry standard MSOP package
  • Latch-up performance exceeds 100mA Per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000V Human-body model (A114-A)
    • 1000V Charged-device model (C101)
  • Two-channel bidirectional buffer
  • I2C bus and SMBus compatible
  • Operating supply voltage range of 2.7V to 5.5V on B side
  • Operating voltage range of 0.9V to 5.5V on A side
  • Voltage-level translation from 0.9V to 5.5V and 2.7V to 5.5V
  • Active-high repeater-enable input
  • Requires no external pullup resistors on lower-voltage port-A
  • Open-drain I2C I/O
  • 5.5-V Tolerant I2C and enable input support mixed-mode signal operation
  • Lockup-free operation
  • Accommodates standard mode and fast mode I2C devices and multiple controllers
  • Supports arbitration and clock stretching across Repeater
  • Powered-off high-impedance I2C bus pins
  • Supports 400-kHz fast I2C bus operating speeds
  • Available in
    • 1.6mm × 1.6mm, 0.4mm height, 0.5mm pitch QFN package
    • 3mm × 3mm Industry standard MSOP package
  • Latch-up performance exceeds 100mA Per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000V Human-body model (A114-A)
    • 1000V Charged-device model (C101)

This TCA9509 integrated circuit is an I2C bus/SMBus Repeater for use in I2C/SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9V) and higher voltages (2.7V to 5.5V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing 400pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/Os are overvoltage tolerant to 5.5V. The A-side I/Os are overvoltage tolerant to 5.5V when the device is unpowered (VCCB and/or VCCA = 0 V).

The bus port B drivers are compliant with SMBus I/O levels, while the A-side uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. The A-side uses a 1 mA current source for pull-up and a 200Ω pull-down driver. This results in a LOW on the A-side accommodating smaller voltage swings. The output pull-down on the A-side internal buffer LOW is set for approximately 0.2V, while the input threshold of the internal buffer is set about 50mV lower than that of the output voltage LOW. When the A-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the B-side drives a hard LOW and the input level is set at 0.3 of SMBus or I2C-bus voltage level which enables B side to connect to any other I2C-bus devices or buffer.

The TCA9509 drivers are not enabled unless VCCA is above 0.8V and VCCB is above 2.5V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

This TCA9509 integrated circuit is an I2C bus/SMBus Repeater for use in I2C/SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9V) and higher voltages (2.7V to 5.5V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing 400pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/Os are overvoltage tolerant to 5.5V. The A-side I/Os are overvoltage tolerant to 5.5V when the device is unpowered (VCCB and/or VCCA = 0 V).

The bus port B drivers are compliant with SMBus I/O levels, while the A-side uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. The A-side uses a 1 mA current source for pull-up and a 200Ω pull-down driver. This results in a LOW on the A-side accommodating smaller voltage swings. The output pull-down on the A-side internal buffer LOW is set for approximately 0.2V, while the input threshold of the internal buffer is set about 50mV lower than that of the output voltage LOW. When the A-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the B-side drives a hard LOW and the input level is set at 0.3 of SMBus or I2C-bus voltage level which enables B side to connect to any other I2C-bus devices or buffer.

The TCA9509 drivers are not enabled unless VCCA is above 0.8V and VCCB is above 2.5V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TCA9803 現行 具有內部 3-mA 電流來源的 2 位元電平轉換 400-kHz I2C/SMBus 緩衝器/中繼器 This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 8
類型 標題 日期
* Data sheet TCA9509 Level-Translating I2 C and SMBUS Bus Repeater datasheet (Rev. E) PDF | HTML 2024年 10月 30日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application note Resolving Improper Implementation of the Static Voltage Offset on I2C Buffers PDF | HTML 2023年 10月 9日
Application note Why, When, and How to use I2C Buffers 2018年 5月 23日
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 2016年 9月 7日
Application note Understanding the I2C Bus PDF | HTML 2015年 6月 30日
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 2015年 5月 15日
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 2015年 2月 13日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

TCA9509 IBIS Model

SLPM022.ZIP (75 KB) - IBIS Model
設計工具

I2C-DESIGNER — I2C 設計工具

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VSSOP (DGK) 8 Ultra Librarian
X2QFN (RVH) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片