TS3USBA225
- 2.7-V to 5.0-V Operating Power Supply (VCC)
- MHL/High-Speed USB (480 Mbps) Switch:
- V I/O Accepts Signals up to 4.5 V (Independent of VCC)
- 6.5 Ω rON Typical
- 3 pF CON Typical
- 1.9 GHz Bandwidth (–3 dB)
- Audio Switch:
- 2.5 Ω rON Typical
- Negative Rail Capability down to –1.8 V
- Low THD: < 0.05%
- Internal Shunt Resistors for Click-and-Pop Reduction
- 1.8-V Compatible Control Input (SEL1 and SEL2) Threshold
- Minimized Current Consumption (~5 µA) in Power-Down Mode
- Power-Off Protection: All I/O Pins are High-Z when VCC= 0 V
- 12-Pin QFN Package (2 mm × 1.7 mm, 0.4 mm Pitch)
- ESD Performance Tested per JESD 22
- 2000 V Human-Body Model
(A114-B, Class II) - 1000 V Charged-Device Model (C101)
- 2000 V Human-Body Model
The TS3USBA225 is a 2-channel single-pole triple-throw (SP3T) multiplexer that supports USB 2.0 High-Speed (480 Mbps) signals in all 3 differential channels. The first two high-speed differential channels also support Mobile High Definition Link (MHL) signaling with resolution and video frame rates up to 720p, 60 fps and 1080i, 30 fps. The remaining differential channel can also be used as an audio switch that is designed to allow analog audio signals to swing negatively. This configuration allows the system designer to use a common connector for audio and USB 2.0 or MHL data.
The TS3USBA225 has a VCC range of 2.7 V to 5.0 V with the capability to pass true-ground audio signals down to –1.8 V. The device also supports a power-down mode that can be enabled when both SEL1 and SEL2 controls are low to minimize current consumption when no signal is transmitting. The TS3USBA225 also features internal shunt resistors on the audio path to reduce clicks and pops that may be heard when the audio switches are selected.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TS3USBA225 USB 2.0 High-Speed (480 Mbps) and Audio Switches with Negative Signal Capability and 1.8-V Logic Compatibility and Power-Down Mode datasheet (Rev. C) | PDF | HTML | 2015年 8月 27日 |
Application note | High-Speed Interface Layout Guidelines (Rev. J) | PDF | HTML | 2023年 2月 24日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
UQFN (RUT) | 12 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。