Inicio Gestión de la energía Controladores de compuertas Drivers de compuerta aislados

UCC21551-Q1

ACTIVO

Controlador de compuerta aislado de 5 kVrms y 4 A-6 A de dos canales con pines EN y DT para IGBT y S

alarmNotificaciones Haga su pedido ahora

Detalles del producto

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Transient isolation voltage (VIOTM) (VPK) 7070 TI functional safety category Functional Safety-Capable Power switch IGBT, MOSFET, SiCFET Features Enable, High CMTI, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 13 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12, 17
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Transient isolation voltage (VIOTM) (VPK) 7070 TI functional safety category Functional Safety-Capable Power switch IGBT, MOSFET, SiCFET Features Enable, High CMTI, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 13 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12, 17
SOIC (DW) 16 106.09 mm² 10.3 x 10.3 SOIC (DWK) 14 106.09 mm² 10.3 x 10.3 SSOP (DFJ) 28 109.18 mm² 10.6 x 10.3
  • Universal: dual low-side, dual high-side or half-bridge driver
  • AEC-Q100 qualified with the following result
    • Device temperature grade 1
  • Junction temperature range –40 to +150°C
  • Up to 4A peak source and 6A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • CH-to-CH creepage:
    • >5.3mm in DFJ28 package
    • >3.3mm in DWK package
  • Up to 25V VDD output drive supply
    • 5V,8V, 12V and 17V VDD UVLO options
  • Switching parameters:
    • 33ns typical propagation delay
    • 5ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast enable for power sequencing
  • Universal: dual low-side, dual high-side or half-bridge driver
  • AEC-Q100 qualified with the following result
    • Device temperature grade 1
  • Junction temperature range –40 to +150°C
  • Up to 4A peak source and 6A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • CH-to-CH creepage:
    • >5.3mm in DFJ28 package
    • >3.3mm in DWK package
  • Up to 25V VDD output drive supply
    • 5V,8V, 12V and 17V VDD UVLO options
  • Switching parameters:
    • 33ns typical propagation delay
    • 5ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast enable for power sequencing

The UCC21551x-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4A peak-source and 6A peak-sink current to drive power MOSFET, SiC, and IGBT transistors.

The UCC21551x-Q1 can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5kVRMS isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). DFJ28 package offers >5.3mm CH-to-CH creepage to support high voltage systems.

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5ns. All supplies have UVLO protection.

With all these advanced features, the UCC21551x-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC21551x-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4A peak-source and 6A peak-sink current to drive power MOSFET, SiC, and IGBT transistors.

The UCC21551x-Q1 can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5kVRMS isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). DFJ28 package offers >5.3mm CH-to-CH creepage to support high voltage systems.

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5ns. All supplies have UVLO protection.

With all these advanced features, the UCC21551x-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Tipo Título Fecha
* Data sheet UCC21551x-Q1 Automotive 4A, 6A, Reinforced Isolation Dual-Channel Gate Driver datasheet (Rev. H) PDF | HTML 04 oct 2024
Certificate VDE Certificate for Reinforced Isolation for DIN EN IEC 60747-17 (Rev. V) 07 feb 2025
Application note Design Considerations for the Automotive PTC Header Module PDF | HTML 17 dic 2024
Certificate CQC Certificate for UCC21551xx 27 ago 2024
Functional safety information UCC21551x-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML 13 sep 2023

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

UCC21551CQEVM-079 — Módulo de evaluación UCC21551 para controlador de puerta aislada de doble canal de 4 A y 6 A

El UCC21551CQEVM tiene una PCB de dos capas de cobre que contiene múltiples puntos de prueba y puentes para evaluar completamente la funcionalidad del UCC21551. El EVM cuenta con control de entrada PWM, fuente de alimentación ajustable integrada, zócalos para FET discretos, abrazadera activa (...)

Guía del usuario: PDF | HTML
Modelo de simulación

UCC21551-Q1 PSpice Transient Reference Design Model

SLUM866.ZIP (175 KB) - PSpice Model
Modelo de simulación

UCC21551-Q1 TINA-TI Reference Design

SLUM863.TSC (9409 KB) - TINA-TI Reference Design
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (DW) 16 Ultra Librarian
SOIC (DWK) 14 Ultra Librarian
SSOP (DFJ) 28 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos