TCA9517
- Two-Channel Bidirectional Buffer
- I2C Bus and SMBus Compatible
- Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
- Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
- Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
- Footprint and Functional Replacement for PCA9515B
- Active-High Repeater-Enable Input
- Open-Drain I2C I/O
- 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
- Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
- High-Impedance I2C Pins When Powered-Off
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 5500 V Human-Body Model (A114-A)
- 200 V Machine Model (A115-A)
- 1000 V Charged-Device Model (C101)
The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.
The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.
The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).
The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.
The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.
The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.
The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.
VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.
As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) | PDF | HTML | 2017年 7月 28日 |
Application note | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024年 7月 3日 | |
Application note | I2C Dataline Handoff Delay | PDF | HTML | 2021年 7月 14日 | |
Application note | Why, When, and How to use I2C Buffers | 2018年 5月 23日 | ||
Technical article | Quick fixes to common I2C headaches | PDF | HTML | 2017年 4月 24日 | |
Application note | Choosing the Correct I2C Device for New Designs | PDF | HTML | 2016年 9月 7日 | |
Selection guide | I2C Infographic Flyer | 2015年 12月 3日 | ||
Application note | Understanding the I2C Bus | PDF | HTML | 2015年 6月 30日 | |
Application note | Maximum Clock Frequency of I2C Bus Using Repeaters | 2015年 5月 15日 | ||
Application note | I2C Bus Pull-Up Resistor Calculation | PDF | HTML | 2015年 2月 13日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
DS90UH981-Q1EVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組
DS90UH981-Q1MEVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組
DS90UH983-Q1EVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組
DS90UH983-Q1MEVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組
DS90UH984-Q1EVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組
DS90UH984-Q1MEVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組
DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組
DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組
I2C-DESIGNER — I2C 設計工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TIDA-00420 — ADC 架構、數位隔離、廣泛輸入、16 通道、AC/DC 二進位輸入參考設計
TIDA-00972 — 支援穩固的 2m 有線通訊且精度為 ±2% 的濕度感測參考設計
TIDA-00403 — 使用 TLV320AIC3268 miniDSP 轉碼器的超音波距離量測參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。