UCC21520
- Junction temperature range –40 to +150°C
- Switching parameters:
- 33ns typical propagation delay
- 20ns minimum pulse width
- 6ns maximum pulse-width distortion
- Common-mode transient immunity (CMTI) greater than 125V/ns
- Surge immunity up to 10kV
- 4A peak source, 6A peak sink output
- 3V to 18V input VCCI range to interface with both digital and analog controllers
- Up to 25V VDD output drive supply
- 5V and 8V VDD UVLO options
- Programmable overlap and dead time
- Fast disable for power sequencing
- Safety-related certifications (planned):
- 8000VPK reinforced Isolation per DIN EN IEC 60747-17 (VDE 0884-17)
- 5.7kVRMS isolation for 1 minute per UL 1577
- CQC certification per GB4943.1-2022
The UCC21520 is an isolated dual-channel gate driver with 4A source and 6A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5MHz.
The input side is isolated from the two output drivers by a 5.7kVRMS reinforced isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500VDC.
Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.
Each device accepts VDD supply voltages up to 25V. A wide input VCCI range from 3V to 18V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.
With all these advanced features, the UCC21520 enables high efficiency, high power density, and robustness.
Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.
With all these advanced features, the UCC21520 and the UCC21520A enable high efficiency, high power density, and robustness in a wide variety of power applications.
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TIEVM-VIENNARECT — 使用 C2000™ MCU 且基於 Vienna 整流器的三相功率因數校正評估模組
UCC21520EVM-286 — UCC21520 4A/6A 隔離式雙通道閘極驅動器評估模組
UCC21520EVM-286 is designed for evaluating UCC21520DW, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM could be served as a reference design for driving power MOSFETS, IGBTS, and SiC MOSFETS with UCC21520 pin function identification, (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TIDM-1000 — 採用 C2000 MCU 的 Vienna 整流器式三相功率因數校正參考設計
TIDA-01540 — 使用具有內建失效時間插入功能的閘極驅動器的三相反相器參考設計
TIDA-01541 — 適用於三相逆變器的高頻寬相位電流和直流鏈路電壓感測參考設計
TIDA-01159 — 精巧的半橋式強化絕緣式閘極驅動器參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (DW) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。