Startseite Schnittstelle I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9517

AKTIV

400-kHz-I2C/SMBus-Puffer/Wiederholer mit 2-Bit-Pegelumsetzung und abgeschalteter hoher Impedanz

Eine neuere Version dieses Produkts ist verfügbar

Drop-In-Ersatz mit gegenüber dem verglichenen Baustein verbesserter Funktionalität
TCA9517A AKTIV 400-kHz-I2C/SMBus-Puffer/Wiederholer mit 2-Bit-Pegelumsetzung und abgeschalteter hoher Impedanz P2P with a higher contention level threshold

Produktdetails

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Selbe Funktionalität wie der verglichene Baustein bei gleicher Anschlussbelegung
TCA9803 AKTIV 400-kHz I2C/SMBus-Puffer/Wiederholer mit 2-Bit-Pegelumsetzung und interner 3-mA-Stromquelle This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 10
Typ Titel Datum
* Data sheet TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) PDF | HTML 28 Jul 2017
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application note I2C Dataline Handoff Delay PDF | HTML 14 Jul 2021
Application note Why, When, and How to use I2C Buffers 23 Mai 2018
Technical article Quick fixes to common I2C headaches PDF | HTML 24 Apr 2017
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Selection guide I2C Infographic Flyer 03 Dez 2015
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 Mai 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DS90UH981-Q1EVM — DS90UH981-Q1 – Bridge-Serializer von DSI zu FPD-Link IV – Evaluierungsmodul

Das DS90Ux981-Q1EVM ist ein Evaluierungsmodul zur Evaluierung des DS90Ux981-Q1 MIPI-DSI-zu-FPD-Link IV-Serializers.  Der DS90Ux981-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der 2-MIPI-DSI-Port-Eingang ist kompatibel mit (...)
Evaluierungsplatine

DS90UH981-Q1MEVM — DS90UH981-Q1 – Bridge-Serializer von DSI zu FPD-Link IV – Evaluierungsmodul

Das DS90Ux981-Q1MEVM ist ein Evaluierungsmodul zur Evaluierung des DS90Ux981-Q1 MIPI-DSI-zu-FPD-Link IV-Serializers.  Der DS90Ux981-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der 2-MIPI-DSI-Port-Eingang ist kompatibel mit (...)
Evaluierungsplatine

DS90UH983-Q1EVM — DS90UH983-Q1 Brücken-Serializer von Display-Port zu FPD-Link IV für Evaluierungsmodul

Das DS90Ux983-Q1EVM ist ein Evaluierungsmodul zur Evaluierung des DS90Ux983-Q1 DisplayPort-zu-FPD-Link IV-Serialisierers. Der DS90Ux983-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der DisplayPort-Eingang ist kompatibel mit DisplayPort (...)
Evaluierungsplatine

DS90UH983-Q1MEVM — DS90UH983-Q1 Brücken-Serializer von Display-Port zu FPD-Link IV für Evaluierungsmodul

Das DS90Ux983M-Q1EVM ist ein Evaluierungsmodul zur Evaluierung des DS90Ux983-Q1 DisplayPort-zu-FPD-Link IV-Serialisierers.  Der DS90Ux983-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der DisplayPort-Eingang ist kompatibel mit (...)
Evaluierungsplatine

DS90UH984-Q1EVM — DS90UH984-Q1 Evaluierungsmodul für FPD-Link IV auf Embedded Displayport-Brücken-Deserializer

Das DS90Ux984-Q1EVM ist ein Evaluierungsmodul zur Evaluierung des Deserialisierers DS90Ux984 FPD Link IV auf Embedded DisplayPort.  Der DS90Ux984-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der DP/eDP-Ausgang ist kompatibel mit (...)
Evaluierungsplatine

DS90UH984-Q1MEVM — DS90UH984-Q1 Evaluierungsmodul für FPD-Link IV auf Embedded Displayport-Brücken-Deserializer

Das DS90Ux984-Q1MEVM ist ein Evaluierungsmodul zur Evaluierung des DS90Ux984 FPD Link IV auf Embedded DisplayPort Deserialisierers.  Der DS90Ux984-Q1 unterstützt Auflösungen mit extrem hoher Definition, wie zum Beispiel 4K mit 30 Bit pro Pixel bei 60 Hz. Der DP/eDP-Ausgang ist kompatibel mit (...)
Evaluierungsplatine

DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV zu OpenLDI Deserializer Evaluierungsmodul

Das Evaluierungsmodul DS90Ux988-Q1 (EVM) ist ein funktionales Platinendesign zur Evaluierung des Brückenbausteins DS90Ux988-Q1 FPD IV auf OLDI/RGB. Der Baustein interagiert mit FPD-Link IV-fähigen Serialisierern wie DS90Ux981-Q1 oder DS90Ux983-Q1 im FPD-Link IV-Modus oder mit FPD-Link III-fähigen (...)
Evaluierungsplatine

DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV zu OpenLDI Deserializer Evaluierungsmodul

Das Evaluierungsmodul DS90Ux988-Q1M (EVM) ist ein funktionales Platinendesign zur Evaluierung des Brückenbausteins DS90Ux988-Q1 FPD IV auf OLDI/RGB. Der Baustein interagiert mit FPD-Link IV-fähigen Serialisierern wie DS90Ux981-Q1 oder DS90Ux983-Q1 im FPD-Link IV-Modus oder mit FPD-Link III-fähigen (...)
Simulationsmodell

TCA9517 IBIS Model

SCPM024.ZIP (46 KB) - IBIS Model
Designtool

I2C-DESIGNER — I2C Designer Tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Referenzdesigns

TIDA-00420 — ADC-basierter, digital isolierter 16-Kanal-AC/DC-Wandler mit Binäreingang und großem Eingangsspannun

This reference design showcases a cost-optimized and scalable ADC-based AC/DC binary input module (BIM) architecture with reinforced isolation. The 16 channels of a 10- or 12-bit SAR ADC are used for sensing multiple binary inputs. The op amps, in addition to keeping the cost per-channel low, (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00972 — ±2 % genaues Referenzdesign zur Feuchtemessung, das eine robuste 2 m-Drahtkommunikation unterstützt

The TIDA-00972 reference design provides a sensor module level solution for +/- 2% of accuracy and reliable Relative Humidity (RH) and +/- 0.2 °C accuracy temperature sensing. The sensor module utilizes TI’s digital humidity and temperature sensor HDC1080 together with integrated (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00403 — Referenzdesign für Entfernungsmessungen per Ultraschall mit dem TLV320AIC3268-miniDSP-Codec

The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
Design guide: PDF
Schaltplan: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos