Startseite Energiemanagement Gate-Treiber Low-Side-Treiber

UCC27524A1-Q1

AKTIV

Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung

Produktdetails

Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Enable pin Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Dual, Non-Inverting Input negative voltage (V) -5 Rating Automotive Undervoltage lockout (typ) (V) 4 Driver configuration Dual, Non-Inverting
Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Enable pin Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Dual, Non-Inverting Input negative voltage (V) -5 Rating Automotive Undervoltage lockout (typ) (V) 4 Driver configuration Dual, Non-Inverting
HVSSOP (DGN) 8 14.7 mm² 3 x 4.9
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C ambient operating temperature range
  • Industry-standard pin out
  • Two independent gate-drive channels
  • 5A peak source and sink-drive current
  • Independent enable function for each output
  • TTL and CMOS-compatible logic threshold independent of supply voltage
  • Hysteretic-logic thresholds for high-noise immunity
  • Ability to handle negative voltages (–5V) at inputs
  • Inputs and enable pin voltage levels not restricted by VDD pin bias supply voltage
  • 4.5V to 18V single supply range
  • Outputs held low during VDD-UVLO, (ensures glitch-free operation at power up and power down)
  • Fast propagation delays (17ns typical)
  • Fast rise and fall times (3.5ns and 6ns typical)
  • 1ns typical delay matching between two channels
  • Ability to parallel two outputs for high-drive current
  • Outputs held low when inputs are floating
  • MSOP-8 PowerPad™ package
  • Operating junction temperature range of –40°C to 150°C
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C ambient operating temperature range
  • Industry-standard pin out
  • Two independent gate-drive channels
  • 5A peak source and sink-drive current
  • Independent enable function for each output
  • TTL and CMOS-compatible logic threshold independent of supply voltage
  • Hysteretic-logic thresholds for high-noise immunity
  • Ability to handle negative voltages (–5V) at inputs
  • Inputs and enable pin voltage levels not restricted by VDD pin bias supply voltage
  • 4.5V to 18V single supply range
  • Outputs held low during VDD-UVLO, (ensures glitch-free operation at power up and power down)
  • Fast propagation delays (17ns typical)
  • Fast rise and fall times (3.5ns and 6ns typical)
  • 1ns typical delay matching between two channels
  • Ability to parallel two outputs for high-drive current
  • Outputs held low when inputs are floating
  • MSOP-8 PowerPad™ package
  • Operating junction temperature range of –40°C to 150°C

The UCC27524A1-Q1 device is a dual-channel, high-speed, low-side, gate-driver device capable of effectively driving MOSFET and IGBT power switches. The UCC27524A1-Q1 device is a variant of the UCC2752x family. The UCC27524A1-Q1 device adds the ability to handle –5V directly at the input pins for increased robustness. The UCC27524A1-Q1 device is a dual, non-inverting driver. Using a design that inherently minimizes shoot-through current, the UCC27524A1-Q1 device is capable of delivering high-peak current pulses of up to 5A source and 5A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 17ns). In addition, the drivers feature matched, internal-propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with a single input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

For protection purposes, internal pull-up and pull-down resistors on the input pins of the UCC27524A1-Q1 device ensure that outputs are held LOW when input pins are in floating condition. The UCC27524A1-Q1 device features enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

The UCC27524A1-Q1 devices is available in a MSOP-PowerPAD-8 with exposed pad (DGN) package.

The UCC27524A1-Q1 device is a dual-channel, high-speed, low-side, gate-driver device capable of effectively driving MOSFET and IGBT power switches. The UCC27524A1-Q1 device is a variant of the UCC2752x family. The UCC27524A1-Q1 device adds the ability to handle –5V directly at the input pins for increased robustness. The UCC27524A1-Q1 device is a dual, non-inverting driver. Using a design that inherently minimizes shoot-through current, the UCC27524A1-Q1 device is capable of delivering high-peak current pulses of up to 5A source and 5A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 17ns). In addition, the drivers feature matched, internal-propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with a single input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

For protection purposes, internal pull-up and pull-down resistors on the input pins of the UCC27524A1-Q1 device ensure that outputs are held LOW when input pins are in floating condition. The UCC27524A1-Q1 device features enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

The UCC27524A1-Q1 devices is available in a MSOP-PowerPAD-8 with exposed pad (DGN) package.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 14
Typ Titel Datum
* Data sheet UCC27524A1-Q1 Dual 5A, High-Speed, Low-Side Gate Driver With Negative Input Voltage Capability datasheet (Rev. A) PDF | HTML 13 Jun 2024
Application note Why use a Gate Drive Transformer? PDF | HTML 04 Mär 2024
Application note Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs PDF | HTML 22 Jan 2024
Application note Static Magnet Power Supply Design for Magnetic Resonance Imaging Application PDF | HTML 22 Jan 2024
Application note Benefits of a Compact, Powerful, and Robust Low-Side Gate Driver PDF | HTML 10 Nov 2021
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Application note Improving Efficiency of DC-DC Conversion through Layout 07 Mai 2019
Application brief How to overcome negative voltage transients on low-side gate drivers' inputs 18 Jan 2019
Application brief High-Side Cutoff Switches for High-Power Automotive Applications (Rev. A) 26 Nov 2018
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Okt 2018
Application note PFC Design Choice for On Board Charger Designs 24 Mai 2018
Application brief Reducing Switching Losses in On-Board Chargers for Electric Vehicles 27 Mär 2018
Application brief Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole 16 Mär 2018

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

UCC27524 Unencrypted PSpice Transient Model

SLUM510.ZIP (1 KB) - PSpice Model
Berechnungstool

SLURB22 UCC2752X Schematic Review Template

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
Low-Side-Treiber
UCC27523 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, invertierenden Eingängen und Aktivierung UCC27524 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und 1-ns-Delay Matching UCC27524A 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und negativer Eingangsspannungshandhabung UCC27524A-Q1 Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung UCC27524A1-Q1 Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung UCC27525 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und invertierenden/nicht-invertierenden Ein UCC27526 5-A/5-A-Dual-Channel-Gate-Treiber mit 5-V-UVLO, Aktivierung und zweifachen TTL-Eingängen UCC27527 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und zweifachen CMOS-Eingängen UCC27528 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, CMOS-Eingängen und Aktivierung UCC27528-Q1 Einkanal-Gate-Treiber, 5 A/5 A mit 5-V-UVLO und CMOS Eingängen, für die Automobil-Elektronik
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
HVSSOP (DGN) 8 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos