UCC27524A1-Q1
Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung
UCC27524A1-Q1
- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
- Device temperature grade 1: –40°C to +125°C ambient operating temperature range
- Industry-standard pin out
- Two independent gate-drive channels
- 5A peak source and sink-drive current
- Independent enable function for each output
- TTL and CMOS-compatible logic threshold independent of supply voltage
- Hysteretic-logic thresholds for high-noise immunity
- Ability to handle negative voltages (–5V) at inputs
- Inputs and enable pin voltage levels not restricted by VDD pin bias supply voltage
- 4.5V to 18V single supply range
- Outputs held low during VDD-UVLO, (ensures glitch-free operation at power up and power down)
- Fast propagation delays (17ns typical)
- Fast rise and fall times (3.5ns and 6ns typical)
- 1ns typical delay matching between two channels
- Ability to parallel two outputs for high-drive current
- Outputs held low when inputs are floating
- MSOP-8 PowerPad™ package
- Operating junction temperature range of –40°C to 150°C
The UCC27524A1-Q1 device is a dual-channel, high-speed, low-side, gate-driver device capable of effectively driving MOSFET and IGBT power switches. The UCC27524A1-Q1 device is a variant of the UCC2752x family. The UCC27524A1-Q1 device adds the ability to handle –5V directly at the input pins for increased robustness. The UCC27524A1-Q1 device is a dual, non-inverting driver. Using a design that inherently minimizes shoot-through current, the UCC27524A1-Q1 device is capable of delivering high-peak current pulses of up to 5A source and 5A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 17ns). In addition, the drivers feature matched, internal-propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with a single input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.
For protection purposes, internal pull-up and pull-down resistors on the input pins of the UCC27524A1-Q1 device ensure that outputs are held LOW when input pins are in floating condition. The UCC27524A1-Q1 device features enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.
The UCC27524A1-Q1 devices is available in a MSOP-PowerPAD-8 with exposed pad (DGN) package.
Technische Dokumentation
Design und Entwicklung
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool
Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
---|---|---|
HVSSOP (DGN) | 8 | Ultra Librarian |
Bestellen & Qualität
- RoHS
- REACH
- Bausteinkennzeichnung
- Blei-Finish/Ball-Material
- MSL-Rating / Spitzenrückfluss
- MTBF-/FIT-Schätzungen
- Materialinhalt
- Qualifikationszusammenfassung
- Kontinuierliches Zuverlässigkeitsmonitoring
- Werksstandort
- Montagestandort
Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.
Support und Schulungen
TI E2E™-Foren mit technischem Support von TI-Ingenieuren
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.