Inicio Interfaz Transceptores RS-485 y RS-422
Inicio
Interfaz
Transceptores RS-485 y RS-422

SN65HVD10-EP

ACTIVO

Producto mejorado de 3.3 V - Transceptor RS-485

Haga su pedido ahora
Hoja de datos

SN65HVD10-EP

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 15500 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 15500 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
  • Extended Temperature Performance of Up to -40°C to 125°C and -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Operates With a 3.3 V Supply
  • Bus-Pin ESD Protection Exceeds 16 kV HBM
  • 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
  • Optional Driver Output Transition Times for Signaling Rates of 1 Mbps, 10 Mbps, and 25 Mbps(2)
  • Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
  • Bus-Pin Short Circuit Protection From -7 V to 12 V
  • Low-Current Standby Mode . . . 1 µA (Typ)
  • Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
  • Thermal Shutdown Protection
  • Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
  • SN75176 Footprint
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnects
    • Electronic Security Stations
    • Industrial Process Control
    • Building Automation
    • Point-of-Sale (POS) Terminals and Networks

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

(2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
  • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
  • Extended Temperature Performance of Up to -40°C to 125°C and -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Operates With a 3.3 V Supply
  • Bus-Pin ESD Protection Exceeds 16 kV HBM
  • 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
  • Optional Driver Output Transition Times for Signaling Rates of 1 Mbps, 10 Mbps, and 25 Mbps(2)
  • Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
  • Bus-Pin Short Circuit Protection From -7 V to 12 V
  • Low-Current Standby Mode . . . 1 µA (Typ)
  • Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
  • Thermal Shutdown Protection
  • Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
  • SN75176 Footprint
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnects
    • Electronic Security Stations
    • Industrial Process Control
    • Building Automation
    • Point-of-Sale (POS) Terminals and Networks

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

(2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65HVD10, SN65HVD11, and SN65HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3 V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.

The SN65HVD10, SN65HVD11, and SN65HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3 V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.
filter Buscar otro/a Transceptores RS-485 y RS-422
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
THVD1450 ACTIVO Transceptor RS-485 de 3.3 V a 5 V con protección de ±18 kV IEC ESD Catalog version
NUEVO THVD2450V-EP ACTIVO Transceptor RS-485 semidúplex de 50 Mbps y 3 V a 5.5 V de producto mejorado con E/S flexible y prote Added Vio and Selectable datarates

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Tipo Título Fecha
* Data sheet 3.3 V RS-485 Transceivers datasheet (Rev. E) 11 sep 2007
* VID SN65HVD10-EP VID V6205604 21 jun 2016
* VID SN65HVD10-EP VID V6205604 21 jun 2016
* Radiation & reliability report SN65HVD10MDREP Reliability Report 26 ago 2011
* Radiation & reliability report SN65HVD10QDREP Reliability Report 26 ago 2011

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
View Options
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos