Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL
Inicio
Interfaz
Circuitos integrados LVDS, M-LVDS y PECL

SN65LVDS1

ACTIVO

Controlador LVDS único de 630 Mbps

Haga su pedido ahora
Hoja de datos

SN65LVDS1

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Driver Protocols LVDS Number of transmitters 1 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (Mbps) 630 Input signal LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols LVDS Number of transmitters 1 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (Mbps) 630 Input signal LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates (1) up to:
    • 630Mbps for Drivers
    • 400Mbps for Receivers
  • Operates From a 2.4V to 3.6V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9kV
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350mV Into a 100Ω Load
  • Propagation Delay Times
    • 1.7ns Typical Driver
    • 2.5ns Typical Receiver
  • Power Dissipation at 200MHz
    • 25mW Typical Driver
    • 60mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5V Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5V
  • Receiver Output and Inputs are High-Impedance With VCC < 1.5V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100mV

(1)The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second)
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates (1) up to:
    • 630Mbps for Drivers
    • 400Mbps for Receivers
  • Operates From a 2.4V to 3.6V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9kV
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350mV Into a 100Ω Load
  • Propagation Delay Times
    • 1.7ns Typical Driver
    • 2.5ns Typical Receiver
  • Power Dissipation at 200MHz
    • 25mW Typical Driver
    • 60mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5V Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5V
  • Receiver Output and Inputs are High-Impedance With VCC < 1.5V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100mV

(1)The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second)

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247mV into a 100Ω load at signaling rates up to 630Mbps for drivers and 400Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247mV into a 100Ω load at signaling rates up to 630Mbps for drivers and 400Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.
filter Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 7
Tipo Título Fecha
* Data sheet SN65LVDxx High-Speed Differential Line Drivers and Receivers datasheet (Rev. M) PDF | HTML 01 mar 2024
Application brief How to Use a 3.3-V LVDS Buffer as a Low-Voltage LVDS Driver 09 ene 2019
Application brief How to Support 1.8-V Signals Using a 3.3-V LVDS Driver/Receiver + Level-Shifter 28 dic 2018
Application brief LVDS to Improve EMC in Motor Drives 27 sep 2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03 ago 2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16 may 2018
Application note An Overview of LVDS Technology 05 oct 1998

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

SN65LVDS1 IBIS Model

SLLC020.ZIP (3 KB) - IBIS Model
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
View Options
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
SOT-23 (DBV) 5 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos