Inicio Interfaz UART
Inicio
Interfaz
UART

TL16C750

ACTIVO

UART simple con FIFO de 64 bytes, control de flujo automático y modos de baja potencia

Haga su pedido ahora
Hoja de datos

TL16C750

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Number of channels 1 FIFO (Byte) 64 Rx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (Mbps) 0.875 Baud rate at Vcc = 5 V & with 16x sampling (max) (Mbps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) 0 to 70
Number of channels 1 FIFO (Byte) 64 Rx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (Mbps) 0.875 Baud rate at Vcc = 5 V & with 16x sampling (max) (Mbps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) 0 to 70
LQFP (PM) 64 144 mm² 12 x 12 PLCC (FN) 44 307.3009 mm² 17.53 x 17.53
  • Pin-to-Pin Compatible With the Existing TL16C550B/C
  • Programmable 16- or 64-Byte FIFOs to Reduce CPU Interrupts
  • Programmable Auto- RTS\ and Auto- CTS\
  • In Auto- CTS\ Mode, CTS\ Controls Transmitter
  • In Auto- RTS\ Mode, Receiver FIFO Contents and Threshold Control RTS\
  • Serial and Modem Control Outputs Drive a RJ11 Cable Directly When Equipment Is on the Same Power Drop
  • Capable of Running With All Existing TL16C450 Software
  • After Reset, All Registers Are Identical to the TL16C450 Register Set
  • Up to 16-MHz Clock Rate for Up to 1-Mbaud Operation
  • In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data
  • Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (216-1) and Generates an Internal 16 × Clock
  • Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added or Deleted to or From the Serial Data Stream
  • 5-V and 3-V Operation
  • Register Selectable Sleep Mode and Low-Power Mode
  • Independent Receiver Clock Input
  • Independently Controlled Transmit, Receive, Line Status, and Data Set Interrupts
  • Fully Programmable Serial Interface Characteristics:
    • 5-, 6-, 7-, or 8-Bit Characters
    • Even-, Odd-, or No-Parity Bit Generation and Detection
    • 1-, 11/2-, or 2-Stop Bit Generation
    • Baud Generation (DC to 1 Mbits Per Second)
  • False Start Bit Detection
  • Complete Status Reporting Capabilities
  • 3-State Output CMOS Drive Capabilities for Bidirectional Data Bus and Control Bus
  • Line Break Generation and Detection
  • Internal Diagnostic Capabilities:
    • Loopback Controls for Communications Link Fault Isolation
    • Break, Parity, Overrun, Framing Error Simulation
  • Fully Prioritized Interrupt System Controls
  • Modem Control Functions ( CTS\, RTS\, DSR\, DTR\, RI\, and DCD\)
  • Available in 44-Pin PLCC and 64-Pin SQFP
  • Industrial Temperature Range Available for 64-Pin SQFP

TL16C750
ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL



SLLS191C - JANUARY 1995 - REVISED DECEMBER 1997
  • Pin-to-Pin Compatible With the Existing TL16C550B/C
  • Programmable 16- or 64-Byte FIFOs to Reduce CPU Interrupts
  • Programmable Auto- RTS\ and Auto- CTS\
  • In Auto- CTS\ Mode, CTS\ Controls Transmitter
  • In Auto- RTS\ Mode, Receiver FIFO Contents and Threshold Control RTS\
  • Serial and Modem Control Outputs Drive a RJ11 Cable Directly When Equipment Is on the Same Power Drop
  • Capable of Running With All Existing TL16C450 Software
  • After Reset, All Registers Are Identical to the TL16C450 Register Set
  • Up to 16-MHz Clock Rate for Up to 1-Mbaud Operation
  • In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data
  • Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (216-1) and Generates an Internal 16 × Clock
  • Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added or Deleted to or From the Serial Data Stream
  • 5-V and 3-V Operation
  • Register Selectable Sleep Mode and Low-Power Mode
  • Independent Receiver Clock Input
  • Independently Controlled Transmit, Receive, Line Status, and Data Set Interrupts
  • Fully Programmable Serial Interface Characteristics:
    • 5-, 6-, 7-, or 8-Bit Characters
    • Even-, Odd-, or No-Parity Bit Generation and Detection
    • 1-, 11/2-, or 2-Stop Bit Generation
    • Baud Generation (DC to 1 Mbits Per Second)
  • False Start Bit Detection
  • Complete Status Reporting Capabilities
  • 3-State Output CMOS Drive Capabilities for Bidirectional Data Bus and Control Bus
  • Line Break Generation and Detection
  • Internal Diagnostic Capabilities:
    • Loopback Controls for Communications Link Fault Isolation
    • Break, Parity, Overrun, Framing Error Simulation
  • Fully Prioritized Interrupt System Controls
  • Modem Control Functions ( CTS\, RTS\, DSR\, DTR\, RI\, and DCD\)
  • Available in 44-Pin PLCC and 64-Pin SQFP
  • Industrial Temperature Range Available for 64-Pin SQFP

TL16C750
ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL



SLLS191C - JANUARY 1995 - REVISED DECEMBER 1997

The TL16C750 is a functional upgrade of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the TL16C750, like the TL16C550C, can be placed in an alternate mode (FIFO mode). This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 64 bytes including three additional bits of error status per byte for the receiver FIFO. The user can choose between a 16-byte FIFO mode or an extended 64-byte FIFO mode. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow through the RTS\ output and the CTS\ input signals (see Figure 1).

The TL16C750 performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE status at any time. The ACE includes complete modem control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

The TL16C750 ACE includes a programmable baud rate generator capable of dividing a reference clock by divisors from 1 to (216 - 1) and producing a 16× reference clock for the internal transmitter logic. Provisions are also included to use this 16× clock for the receiver logic. The ACE accommodates a 1-Mbaud serial rate (16-MHz input clock) so a bit time is 1 us and a typical character time is 10 us (start bit, 8 data bits, stop bit).

Two of the TL16C450 terminal functions have been changed to TXRDY\ and RXRDY\, which provide signaling to a direct memory access (DMA) controller.

The TL16C750 is a functional upgrade of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the TL16C750, like the TL16C550C, can be placed in an alternate mode (FIFO mode). This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 64 bytes including three additional bits of error status per byte for the receiver FIFO. The user can choose between a 16-byte FIFO mode or an extended 64-byte FIFO mode. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow through the RTS\ output and the CTS\ input signals (see Figure 1).

The TL16C750 performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE status at any time. The ACE includes complete modem control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

The TL16C750 ACE includes a programmable baud rate generator capable of dividing a reference clock by divisors from 1 to (216 - 1) and producing a 16× reference clock for the internal transmitter logic. Provisions are also included to use this 16× clock for the receiver logic. The ACE accommodates a 1-Mbaud serial rate (16-MHz input clock) so a bit time is 1 us and a typical character time is 10 us (start bit, 8 data bits, stop bit).

Two of the TL16C450 terminal functions have been changed to TXRDY\ and RXRDY\, which provide signaling to a direct memory access (DMA) controller.

filter Buscar otro/a UART
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
TL16C750E ACTIVO UART simple con FIFO de 128 bytes y control de flujo automático Wider operating voltage, operating temperature range and increased FIFO byte count.

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 4
Tipo Título Fecha
* Data sheet Asynchronous Communications Element With 64-Byte FIFOs And AutoFlow Control datasheet (Rev. C) 10 dic 1997
Certificate TL16C750EEVM EU Declaration of Conformity (DoC) 12 jul 2020
Product overview UART Quick Reference Card (Rev. D) 09 abr 2008
Application note Low Voltage Modem Platform Based on TMS320LC56 01 ene 1997

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
View Options
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
LQFP (PM) 64 Ultra Librarian
PLCC (FN) 44 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos