DS90UA102-Q1

現行

多通道數位音訊解串器

產品詳細資料

Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link III LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 8 Features Low-EMI Point-to-Point Communication EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link III LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 8 Features Low-EMI Point-to-Point Communication EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
WQFN (RHS) 48 49 mm² 7 x 7
  • Digital Audio Deserializer
  • Flexible Digital Audio Outputs, supporting I2S
    (Stereo) and TDM (Multi-Channel) Formats
  • Coaxial or Single Differential Pair Interconnect
  • High Speed Serial Input Interface
  • Very Low Latency (<15 µs)
  • Bidirectional Control Interface Channel with I2C
    Compatible Serial Control Bus
  • Supports up to 8 Stereo I2S or TDM Audio Outputs
  • Supports Audio System Clocks from 10 MHz to 50 MHz
  • Single 1.8V Supply
  • 1.8V or 3.3V I/O Interface
  • 4/4 Dedicated General Purpose Inputs/Outputs
  • AC-Coupled STP or Coaxial Cable up to 15m
  • DC-Balanced & Scrambled Data w/ Embedded Clock
  • Adaptive Cable Equalization
  • At-Speed Link BIST Mode and LOCK Status Pin
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range: –40°C to 105°C
  • ISO 10605 and IEC 61000-4-2 ESD Compliant
  • Digital Audio Deserializer
  • Flexible Digital Audio Outputs, supporting I2S
    (Stereo) and TDM (Multi-Channel) Formats
  • Coaxial or Single Differential Pair Interconnect
  • High Speed Serial Input Interface
  • Very Low Latency (<15 µs)
  • Bidirectional Control Interface Channel with I2C
    Compatible Serial Control Bus
  • Supports up to 8 Stereo I2S or TDM Audio Outputs
  • Supports Audio System Clocks from 10 MHz to 50 MHz
  • Single 1.8V Supply
  • 1.8V or 3.3V I/O Interface
  • 4/4 Dedicated General Purpose Inputs/Outputs
  • AC-Coupled STP or Coaxial Cable up to 15m
  • DC-Balanced & Scrambled Data w/ Embedded Clock
  • Adaptive Cable Equalization
  • At-Speed Link BIST Mode and LOCK Status Pin
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range: –40°C to 105°C
  • ISO 10605 and IEC 61000-4-2 ESD Compliant

The DS90UA102-Q1 Deserializer, in conjunction with the DS90UA101-Q1 Serializer, provides a solution for distribution of digital audio in multi-channel audio systems. It receives a high-speed serialized interface with an embedded clock over a single shielded twisted pair or coaxial cable. The serial bus scheme supports high speed forward data transmission and low speed bidirectional control channel over the link. Consolidation of digital audio, general-purpose IO, and control signals over a single differential pair reduces the interconnect size and weight, while also reducing design challenges related to skew and system latency.

The DS90UA102-Q1 Deserializer extracts the clock and level shifts the signals from high-speed low voltage differential signaling to single-ended LVCMOS. The device outputs up to eight digital audio data channels, word/frame sync, bit clock, and system clock.

Four dedicated general purpose input pins and four general purpose output pins allow flexible implementation of control and interrupt signals to and from remote devices.

Adaptive equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces medium-induced deterministic jitter.

The DS90UA102-Q1 Deserializer, in conjunction with the DS90UA101-Q1 Serializer, provides a solution for distribution of digital audio in multi-channel audio systems. It receives a high-speed serialized interface with an embedded clock over a single shielded twisted pair or coaxial cable. The serial bus scheme supports high speed forward data transmission and low speed bidirectional control channel over the link. Consolidation of digital audio, general-purpose IO, and control signals over a single differential pair reduces the interconnect size and weight, while also reducing design challenges related to skew and system latency.

The DS90UA102-Q1 Deserializer extracts the clock and level shifts the signals from high-speed low voltage differential signaling to single-ended LVCMOS. The device outputs up to eight digital audio data channels, word/frame sync, bit clock, and system clock.

Four dedicated general purpose input pins and four general purpose output pins allow flexible implementation of control and interrupt signals to and from remote devices.

Adaptive equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces medium-induced deterministic jitter.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
重要文件 類型 標題 格式選項 日期
* Data sheet DS90UA102-Q1 Multi-Channel Digital Audio Deserializer datasheet (Rev. A) 2013年 9月 13日
Application note I2C Communication Over FPD-Link III with Bidirectional Control Channel (Rev. A) 2013年 4月 26日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

應用軟體及架構

ALP Analog LaunchPad Framework Utility

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
支援產品和硬體

支援產品和硬體

支援軟體

ALP-PROFILE-UPDATE Analog LaunchPad Profile Update Software

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:

  • Local and remote device access
  • (...)
支援產品和硬體

支援產品和硬體

模擬型號

DS90UA102 IBIS Model

SNLM163.ZIP (147 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計

TIDA-00223 — 車用同軸音訊 I2S D 類音訊放大器參考設計

This reference design is an I²S/TDM-based, low-cost, easy-to-use alternative to fiber optics/analog copper wire for connecting an automotive (sound) control panel to an output stage/power amplifier. Supporting I²S as well as TDM, it is capable of transmitting digital audio signal to 16 (...)
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RHS) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片