首頁 電源管理 電源開關 低側開關
首頁
電源管理
電源開關
低側開關

TPL7407LA-Q1

現行

30V、七通道車用 NMOS 陣列低壓側驅動器

立即訂購
產品規格表

TPL7407LA-Q1

現行
產品規格表 立即訂購

產品詳細資料

Drivers per package 7 Switching voltage (max) (V) 32 Output voltage (max) (V) 30 Peak output current (A) 0.5 Delay time (typ) (ns) 250 Input compatibility CMOS, TTL Vol at lowest spec current (typ) (mV) 210 Iout/ch (max) (mA) 600 Iout_off (typ) (µA) 0.01 Rating Automotive Operating temperature range (°C) -40 to 125 FET Internal Imax (A) 0.6 Device type Low-side switches Function Automotive load dump compatibility, Inductive load compatibility
Drivers per package 7 Switching voltage (max) (V) 32 Output voltage (max) (V) 30 Peak output current (A) 0.5 Delay time (typ) (ns) 250 Input compatibility CMOS, TTL Vol at lowest spec current (typ) (mV) 210 Iout/ch (max) (mA) 600 Iout_off (typ) (µA) 0.01 Rating Automotive Operating temperature range (°C) -40 to 125 FET Internal Imax (A) 0.6 Device type Low-side switches Function Automotive load dump compatibility, Inductive load compatibility
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C4B
  • 600-mA Rated Drain Current (Per Channel)
  • CMOS Pin-to-Pin Improvement of 7-channel Darlington Array (For Example: ULN2003A)
  • Power Efficient (Very low VOL)
    • Less Than 4 Times Lower VOL at 100 mA Than Darlington Array
  • Very Low Output Leakage < 10 nA Per Channel
  • High-Voltage Outputs 30 V
  • Compatible with 1.8-V to 5-V Microcontroller and Logic Interface
  • Internal Free-wheeling Diodes for Inductive Kick-back Protection
  • Input Pull-down Resistors Allows Tri-stating the Input Driver
  • Input RC-Snubber to Eliminate Spurious Operation in Noisy Environment
  • ESD Protection Exceeds JESD 22
    • 2-kV HBM, 500-V CDM
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C4B
  • 600-mA Rated Drain Current (Per Channel)
  • CMOS Pin-to-Pin Improvement of 7-channel Darlington Array (For Example: ULN2003A)
  • Power Efficient (Very low VOL)
    • Less Than 4 Times Lower VOL at 100 mA Than Darlington Array
  • Very Low Output Leakage < 10 nA Per Channel
  • High-Voltage Outputs 30 V
  • Compatible with 1.8-V to 5-V Microcontroller and Logic Interface
  • Internal Free-wheeling Diodes for Inductive Kick-back Protection
  • Input Pull-down Resistors Allows Tri-stating the Input Driver
  • Input RC-Snubber to Eliminate Spurious Operation in Noisy Environment
  • ESD Protection Exceeds JESD 22
    • 2-kV HBM, 500-V CDM

The TPL7407LA-Q1 is a high-voltage, high-current NMOS transistor array. This device consists of seven NMOS transistors that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The maximum drain-current rating of a single NMOS channel is 600 mA. New regulation and drive circuitry added to give maximum drive strength across all GPIO ranges (1.8 V–5 V).The transistors can be paralleled for higher current capability.

The TPL7407LA-Q1 key benefit is its improved power efficiency and lower leakage than a Bipolar Darlington Implementation. With the lower VOL the user is dissipating less than half the power than traditional relay drivers with currents less than 250 mA per channel.

The TPL7407LA-Q1 is a high-voltage, high-current NMOS transistor array. This device consists of seven NMOS transistors that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The maximum drain-current rating of a single NMOS channel is 600 mA. New regulation and drive circuitry added to give maximum drive strength across all GPIO ranges (1.8 V–5 V).The transistors can be paralleled for higher current capability.

The TPL7407LA-Q1 key benefit is its improved power efficiency and lower leakage than a Bipolar Darlington Implementation. With the lower VOL the user is dissipating less than half the power than traditional relay drivers with currents less than 250 mA per channel.
filter 尋找其它 低側開關
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
ULQ2003A 現行 50-V、7 通道達靈頓電晶體陣列 Automotive seven channel darlington transistor array device with operation up to 50 V

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TPL7407LA-Q1 30-V 7-Channel Low Side Driver datasheet PDF | HTML 2018年 2月 1日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TPL7407LEVM — TPL7407L - 40V 低壓側驅動器評估模組

The TPL7407LEVM is 7-channel relay and inductive load sink driver evaluation module that demonstrates the integrated circuit TPL7407LDR. The TPL7407LDR is a high-performance peripheral driver designed to drive loads of many types including relays, stepper motors, lamps, and light emitting diodes. (...)

使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片