Inicio Interfaz Otras interfaces
Inicio
Interfaz
Otras interfaces

SCANSTA101

ACTIVO

Maestro de acceso de prueba de sistema (STA) IEEE 1149.1 de baja tensión

Haga su pedido ahora
Hoja de datos

SCANSTA101

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (NZA) 49 49 mm² 7 x 7
  • Compatible with IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture
  • Supported by Texas Instruments' SCAN Ease (SCAN Embedded Application Software Enabler) Software Rev 2.0
  • Uses Generic, Asynchronous Processor Interface; Compatible with a Wide Range of Processors and Processor Clock (PCLK) Frequencies
  • 16-Bit Data Interface (IP Scalable to 32-bit)
  • 2k x 32 Bit Dual-Port Memory
  • Load-on-the-Fly (LotF) and Preloaded Vector Operating Modes Supported
  • On-Board Sequencer Allows Multi-Vector Operations such as those Required to Load Data Into an FPGA
  • On-Board Compares Support Test Data In (TDI) Validation Against Preloaded Expected Data
  • 32-Bit Linear Feedback Shift Register (LFSR) at the Test Data In (TDI) Port for Signature Compression
  • State, Shift, and BIST Macros Allow Predetermined Test Mode Select (TMS) Sequences to be Utilized
  • Operates at 3.3 V Supply Voltages with 5 V Tolerant I/O
  • Outputs Support Power-Down TRI-STATE Mode.

All trademarks are the property of their respective owners.

  • Compatible with IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture
  • Supported by Texas Instruments' SCAN Ease (SCAN Embedded Application Software Enabler) Software Rev 2.0
  • Uses Generic, Asynchronous Processor Interface; Compatible with a Wide Range of Processors and Processor Clock (PCLK) Frequencies
  • 16-Bit Data Interface (IP Scalable to 32-bit)
  • 2k x 32 Bit Dual-Port Memory
  • Load-on-the-Fly (LotF) and Preloaded Vector Operating Modes Supported
  • On-Board Sequencer Allows Multi-Vector Operations such as those Required to Load Data Into an FPGA
  • On-Board Compares Support Test Data In (TDI) Validation Against Preloaded Expected Data
  • 32-Bit Linear Feedback Shift Register (LFSR) at the Test Data In (TDI) Port for Signature Compression
  • State, Shift, and BIST Macros Allow Predetermined Test Mode Select (TMS) Sequences to be Utilized
  • Operates at 3.3 V Supply Voltages with 5 V Tolerant I/O
  • Outputs Support Power-Down TRI-STATE Mode.

All trademarks are the property of their respective owners.

The SCANSTA101 is designed to function as a test master for an IEEE 1149.1 boundary scan test system. It is suitable for use in embedded IEEE 1149.1 applications and as a component in a stand-alone boundary scan tester.

The SCANSTA101 is an enhanced version of, and a replacement for, the SCANPSC100. The SCANSTA101 supports the IEEE 1149.1 Test Access Port (TAP) standard and the IEEE 1532 standard for in-system configuration of programmable devices.

The SCANSTA101 improves test vector throughput and reduces software overhead in the system processor. The SCANSTA101 presents a simple, register-based interface to the system processor. Texas Instruments provides C-language source code which can be included in the embedded system software. The combination of the SCANSTA101 and its support software comprises a simple API for boundary scan operations.

The interface from the SCANSTA101 to the system processor is implemented by reading and writing registers, some of which map to locations in the SCANSTA101 memory. Hardware handshaking and interrupt lines are provided as part of the processor interface.

The SCANSTA101 is available as a stand-alone device packaged in a 49-pin NFBGA package. It is also available as an IP macro for synthesis in programmable logic devices.

The SCANSTA101 is designed to function as a test master for an IEEE 1149.1 boundary scan test system. It is suitable for use in embedded IEEE 1149.1 applications and as a component in a stand-alone boundary scan tester.

The SCANSTA101 is an enhanced version of, and a replacement for, the SCANPSC100. The SCANSTA101 supports the IEEE 1149.1 Test Access Port (TAP) standard and the IEEE 1532 standard for in-system configuration of programmable devices.

The SCANSTA101 improves test vector throughput and reduces software overhead in the system processor. The SCANSTA101 presents a simple, register-based interface to the system processor. Texas Instruments provides C-language source code which can be included in the embedded system software. The combination of the SCANSTA101 and its support software comprises a simple API for boundary scan operations.

The interface from the SCANSTA101 to the system processor is implemented by reading and writing registers, some of which map to locations in the SCANSTA101 memory. Hardware handshaking and interrupt lines are provided as part of the processor interface.

The SCANSTA101 is available as a stand-alone device packaged in a 49-pin NFBGA package. It is also available as an IP macro for synthesis in programmable logic devices.
filter Buscar otro/a Otras interfaces
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 3
Tipo Título Fecha
* Data sheet SCANSTA101 Low Voltage IEEE 1149.1 System Test Access (STA) Master datasheet (Rev. J) 12 abr 2013
Application note SCANSTA101 Quick Reference Guide 07 ene 2010
Application note JTAG Advanced Capabilities and System Design 19 mar 2009

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Soporte de software

EVF-WORKBENCH-CONVERTER-SW — EVF Workbench - Converts JTAG SVF to National’s EVF2 SCAN Format

Graphical User Interface tool for conversion of SVF files to Texas Instrument’s EVF2 embedded file format. Zip file includes readme file, license file, and setup program (1.6MB)
Productos y hardware compatibles

Productos y hardware compatibles

Productos
Otras interfaces
SCANSTA101 — Maestro de acceso de prueba de sistema (STA) IEEE 1149.1 de baja tensión SCANSTA111 — Puerto IEEE 1149.1 (JTAG) direccionable multicaída de puente de escaneo mejorado SCANSTA112 — Multiplexor IEEE 1149.1 (JTAG) multicaída de 7 puertos
Descargar
Modelo de simulación

SCANSTA101 IBIS Model

SNLM006.ZIP (4 KB) - IBIS Model
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
View Options
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
NFBGA (NZA) 49 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos