SLUA669B March   2013  – September 2023 LM5112 , LM5112-Q1 , LM5114 , LM5134 , LMG1020 , LMG1025-Q1 , SM74101 , TPS2818-EP , TPS2819-EP , TPS2828 , TPS2829 , UC1705 , UC1705-SP , UC1710 , UC2705 , UC3710 , UCC27321 , UCC27321-Q1 , UCC27322 , UCC27322-EP , UCC27322-Q1 , UCC27332-Q1 , UCC27511 , UCC27511A , UCC27511A-Q1 , UCC27512 , UCC27512-EP , UCC27516 , UCC27517 , UCC27517A , UCC27517A-Q1 , UCC27518 , UCC27518A-Q1 , UCC27519 , UCC27519A-Q1 , UCC27531 , UCC27531-Q1 , UCC27532 , UCC27532-Q1 , UCC27533 , UCC27536 , UCC27537 , UCC27538 , UCC27611 , UCC27614 , UCC27614-Q1 , UCC37321 , UCC37322 , UCC44273 , UCC57102 , UCC57102-Q1 , UCC57108 , UCC57108-Q1 , UCD7100

 

  1.   1
  2.   Using a Single-Output Gate-Driver for High-Side or Low-Side Drive
  3.   Trademarks
  4. 1Introduction
  5. 2Methods For High-Side Drive
    1. 2.1 Gate-Drive Transformer Solution
    2. 2.2 Bootstrap Bias Supply with Capacitive Signal Isolation Solution
    3. 2.3 Isolated Bias Supply With Isolated High-Side Gate-Driver Solution
    4. 2.4 Bootstrap Bias Supply with Isolated High/Low side Gate-Driver Solution
    5. 2.5 Gate-Drive Transformer Solution
  6. 3Conclusion
  7. 4 Revision History

2.2 Bootstrap Bias Supply with Capacitive Signal Isolation Solution

Signal Isolation

GUID-F33E5513-0EEF-4B27-89F0-04D603216484-low.gifFigure 2-2 High-Side Bootstrap Circuit Using Capacitor-Based Signal Isolation

In Figure 2-2, the input to U1 is isolated using U3. U3 is capacitive signal isolator ISO77xx. Capacitive-based isolators can signal properly even with large common-mode ground slew-rates, they are more stable over life and temperature compared to optocouplers, and they do not have the duty cycle limitations of gate-drive transformers.

High-Side Bias

In Figure 2-2, Dboot and Cboot are used as a bootstrap circuit to bias U1 properly when Q1 is turned on. When Q1 is off, Dboot is forward biased and U1 is supplied directly from Vbias1 while Cboot is charged. When Q1 turns on, the switch-node voltage increases to HVDC, Dboot is reverse-biased and protecting Vbias1, and U1 is powered as Cboot empties its charge into the VDD pin of U1. This charge from Cboot must be adequate to keep U1 on throughout the entire time that Q1 is on. Sizing of Dboot and Cboot are beyond the scope of this article. In the UCC27712 datasheet, refer to for selecting Cboot and for selecting Dboot.