Inicio Interfaz I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9517

ACTIVO

Repetidor/búfer de I2C kHz/SMBus de 2 bits de traducción de nivel 400 con alta impedancia apagada

Se encuentra disponible una versión más nueva de este producto

open-in-new Comparar alternativas
Reemplazo con funcionalidad mejorada del dispositivo comparado
TCA9517A ACTIVO Repetidor/búfer de I2C kHz/SMBus de 2 bits de traducción de nivel 400 con alta impedancia apagada P2P with a higher contention level threshold

Detalles del producto

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Pin por pin con la misma funcionalidad que el dispositivo comparado
TCA9803 ACTIVO Repetidor/búfer I2C/SMBus de 400 kHz y 2 bits de traducción de nivel con fuente de corriente interna This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 10
Tipo Título Fecha
* Data sheet TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) PDF | HTML 28 jul 2017
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 jul 2024
Application note I2C Dataline Handoff Delay PDF | HTML 14 jul 2021
Application note Why, When, and How to use I2C Buffers 23 may 2018
Technical article Quick fixes to common I2C headaches PDF | HTML 24 abr 2017
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 sep 2016
Selection guide I2C Infographic Flyer 03 dic 2015
Application note Understanding the I2C Bus PDF | HTML 30 jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 may 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 feb 2015

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

DS90UH981-Q1EVM — Módulo de evaluación DS90UH981-Q1 de serializador de puente DSI a FPD-Link IV

El DS90Ux981-Q1EVM es un módulo de evaluación para evaluar el serializador MIPI DSI a FPD-Link IV DS90Ux981-Q1.  El DS90Ux981-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La entrada de 2 puertos MIPI DSI es compatible con MIPI DSI v1.3.1 y DPHY v1.2 (...)
Placa de evaluación

DS90UH981-Q1MEVM — Módulo de evaluación DS90UH981-Q1 de serializador de puente DSI a FPD-Link IV

El DS90Ux981-Q1MEVM es un módulo de evaluación para evaluar el serializador MIPI DSI a FPD-Link IV DS90Ux981-Q1.  El DS90Ux981-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La entrada de 2 puertos MIPI DSI es compatible con MIPI DSI v1.3.1 y DPHY v1.2 (...)
Placa de evaluación

DS90UH983-Q1EVM — Módulo de evaluación DS90UH983-Q1 de serializador de puente DisplayPort a FPD-Link IV

El DS90Ux983-Q1EVM es un módulo de evaluación para evaluar el serializador DisplayPort a FPD-Link IV DS90Ux983-Q1. El DS90Ux983-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La entrada Displayport es compatible con Displayport v1.4 con velocidades de hasta (...)
Placa de evaluación

DS90UH983-Q1MEVM — Módulo de evaluación DS90UH983-Q1 de serializador de puente DisplayPort a FPD-Link IV

El DS90Ux983M-Q1EVM es un módulo de evaluación para evaluar el serializadorDisplayPort a FPD-Link IV DS90Ux983-Q1.  El DS90Ux983-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La entrada Displayport es compatible con Displayport v1.4 con velocidades de (...)
Placa de evaluación

DS90UH984-Q1EVM — Módulo de evaluación DS90UH984-Q1 de deserializador de puente FPD-Link IV a DisplayPort integrado

El DS90Ux984-Q1EVM es un módulo de evaluación para evaluar el deserializador FPD-Link IV DS90Ux984-Q1 a DisplayPort integrado.  El DS90Ux984-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La interfaz DP/eDP de salida es compatible con DisplayPort y (...)
Placa de evaluación

DS90UH984-Q1MEVM — Módulo de evaluación DS90UH984-Q1 de deserializador de puente FPD-Link IV a DisplayPort integrado

El DS90Ux984-Q1MEVM es un módulo de evaluación para evaluar el deserializador FPD-Link IV DS90Ux984-Q1 a DisplayPort integrado.  El DS90Ux984-Q1 admite resoluciones de ultraalta definición, como 4K con 30 bits por píxel a 60 Hz. La interfaz DP/eDP de salida es compatible con DisplayPort y (...)
Placa de evaluación

DS90UH988-Q1EVM — Módulo de evaluación DS90UH988-Q1 de deserializador FPD-Link IV a OpenLDI

El módulo de evaluación (EVM) DS90Ux988-Q1 es un diseño de placa funcional para evaluar el dispositivo puente FPD-Link IV a OLDI/RGB DS90Ux988-Q1. El dispositivo se asocia con serializadores compatibles con FPD-Link IV, como los serializadores DS90Ux981-Q1 o DS90Ux983-Q1, en modo FPD-Link IV, o (...)
Placa de evaluación

DS90UH988-Q1MEVM — Módulo de evaluación DS90UH988-Q1 de deserializador FPD-Link IV a OpenLDI

El módulo de evaluación (EVM) DS90Ux988-Q1M es un diseño de placa funcional para evaluar el dispositivo puente FPD-Link IV a OLDI/RGB DS90Ux988-Q1. El dispositivo se asocia con serializadores compatibles con FPD-Link IV, como los serializadores DS90Ux981-Q1 o DS90Ux983-Q1, en modo FPD-Link IV, o (...)
Modelo de simulación

TCA9517 IBIS Model

SCPM024.ZIP (46 KB) - IBIS Model
Herramienta de diseño

I2C-DESIGNER — Herramienta de diseño I2C

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
Diseños de referencia

TIDA-00420 — Diseño de referencia de entrada binaria de CA/CC de 16 canales, entrada amplia, aislado digitalmente

This reference design showcases a cost-optimized and scalable ADC-based AC/DC binary input module (BIM) architecture with reinforced isolation. The 16 channels of a 10- or 12-bit SAR ADC are used for sensing multiple binary inputs. The op amps, in addition to keeping the cost per-channel low, (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-00972 — Diseño de referencia de detección de humedad con una precisión del ±2 % que admite una sólida comuni

The TIDA-00972 reference design provides a sensor module level solution for +/- 2% of accuracy and reliable Relative Humidity (RH) and +/- 0.2 °C accuracy temperature sensing. The sensor module utilizes TI’s digital humidity and temperature sensor HDC1080 together with integrated (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-00403 — Diseño de referencia de la medición de distancia ultrasónica mediante el uso del CÓDEC miniDSP TLV32

The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
Design guide: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos