Herramienta de cálculo
TPS1HB35-Q1
Interruptor inteligente de lado alto de 40 V, 35 mΩ y 1 canal para automoción con límite de corrient
Hoja de datos
TPS1HB35-Q1
- AEC-Q100 qualified for automotive applications
- Temperature grade 1: –40°C to 125°C
- Device HBM ESD classification level 2
- Device CDM ESD classification level C4B
- Withstands 40-V load dump
- Functional Safety-Capable
- Single-channel smart high-side switch with 35-mΩ RON (TJ = 25°C)
- Improve system level reliability through adjustable current limiting
- Current limit set-point from 2 A to 22 A
- Robust integrated output protection:
- Integrated thermal protection
- Protection against short to ground and battery
- Protection against reverse battery events including automatic switch on of FET with reverse voltage
- Automatic shut off on loss of battery and ground
- Integrated output clamp to demagnetize inductive loads
- Configurable fault handling
- Analog sense output can be configured to accurately measure:
- Load current
- Device temperature
- Provides fault indication through SNS pin
- Detection of open load and short-to-battery
The TPS1HB35-Q1 device is a smart high-side switch intended for use in 12-V automotive systems. The device integrates robust protection and diagnostic features to ensure output port protection even during harmful events like short circuits in automotive systems. The device protects against faults through a reliable current limit, which, depending on device variant, is adjustable from 2 A to 22 A. The high current limit range allows for usage in loads that require large transient currents, while the low current limit range provides improved protection for loads that do not require high peak current. The device is capable of reliably driving a wide range of load profiles.
The TPS1HB35-Q1 also provides a high accuracy analog current sense that allows for improved load diagnostics. By reporting load current and device temperature to a system MCU, the device enables predictive maintenance and load diagnostics that improves the system lifetime.
The TPS1HB35-Q1 is available in a HTSSOP package which allows for reduced PCB footprint.
Productos similares que pueden interesarle
Pin por pin con la misma funcionalidad que el dispositivo comparado
Documentación técnica
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 6 | Tipo | Título | Fecha | ||
|---|---|---|---|---|
| * | Data sheet | TPS1HB35-Q1 40-V, 35-mΩ Single-Channel Automotive Smart High-Side Switch datasheet (Rev. B) | PDF | HTML | 15 feb 2023 |
| Application note | Driving PWM Loads with TI High-Side Switches | PDF | HTML | 02 mar 2021 | |
| Functional safety information | TPS1HB35-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA | PDF | HTML | 11 ene 2021 | |
| Application note | Using PSpice Simulator to Model Thermal Behavior in TI’s Smart High-Side Switch | PDF | HTML | 30 nov 2020 | |
| Application note | High Accuracy Current Sense of Smart High Side Switches | 01 nov 2019 | ||
| E-book | 11 Ways to Protect Your Power Path | 03 jul 2019 |
Diseño y desarrollo
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
Placa de evaluación
HSS-MOTHERBOARDEVM — Placa base de interruptores de lado alto
The HSS-MOTHERBOARDEVM evaluation module is designed to evaluate the <50mΩ Ron devices in TI's high side switch portfolio. These devices include TPS1HA08-Q1, TPS2HB08-Q1, TPS2HB16-Q1, TPS2HB35-Q1, and TPS2HB50-Q1. This board does not come populated with the devices, but allows any of the (...)
Modelo de simulación
TPS1HB35A-Q1 Unencrypted PSpice Trans Model Package (Rev. A)
SLVMD30A.ZIP (103 KB) - PSpice Model
Modelo de simulación
TPS1HB35B-Q1 UNENCRYPTED PSPICE TRANS MODEL PACKAGE (Rev. A)
SLVMD31A.ZIP (103 KB) - PSpice Model
Modelo de simulación
TPS1HB35C-Q1 PSPICE Unencrypted Transient Model
SLVMDI8.ZIP (54 KB) - PSpice Model
Modelo de simulación
TPS2HB35D-Q1 Unencrypted PSpice Transient Model Package (Rev. A)
SLVMCH5A.ZIP (219 KB) - PSpice Model
Herramienta de simulación
PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| HTSSOP (PWP) | 16 | Ultra Librarian |
Pedidos y calidad
Información incluida:
- RoHS
- REACH
- Marcado del dispositivo
- Acabado de plomo/material de la bola
- Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
- Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
- Contenido del material
- Resumen de calificaciones
- Monitoreo continuo de confiabilidad
Información incluida:
- Lugar de fabricación
- Lugar de ensamblaje
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
Soporte y capacitación
Foros de TI E2E™ con asistencia técnica de los ingenieros de TI
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.