ADC0820-N
- Built-In Track-and-Hold Function
- No Missing Codes
- No External Clocking
- Single Supply—5 VDC
- Easy Interface to All Microprocessors, or Operates Stand-Alone
- Latched TRI-STATE Output
- Logic Inputs and Outputs Meet Both MOS and T2L Voltage Level Specifications
- Operates Ratiometrically or with any Reference Value Equal to or Less than VCC
- 0V to 5V Analog Input Voltage Range with Single 5V Supply
- No Zero or Full-Scale Adjust Required
- Overflow Output Available for Cascading
- 0.3 in. Standard Width 20-Pin PDIP
- 20-Pin PLCC
- 20-Pin SOIC
Key Specifications
- Resolution: 8 Bits
- Conversion Time
- 2.5 µs Max (RD Mode)
- 1.5 µs Max (WR-RD Mode)
- Low Power: 75 mW Max
- Total Unadjusted Error: ±½ LSB and ± 1 LSB
All trademarks are the property of their respective owners.
By using a half-flash conversion technique, the 8-bit ADC0820-N CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.
The input to the ADC0820-N is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/µs.
For ease of interface to microprocessors, the ADC0820-N has been designed to appear as a memory location or I/O port without the need for external interfacing logic.
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ANALOG-ENGINEER-CALC — 類比工程師計算機
除了作為獨立工具使用外,此計算機還與類比工程師口袋參考中描述的概念相得益彰。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
SOIC (DW) | 20 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。