ADC3683-SP
- Screening and radiation performance:
- QMLV screening and reliability
- Total ionizing dose (TID): 300krad (Si)
- Single event latch-up (SEL): 75MeV-cm2/mg
- Ambient temperature range: -55°C to 105°C
- Dual channel ADC
- 18-bit 65MSPS
- Noise Floor: -160dBFS/Hz
- Low power and optimized power scaling:
- 64mW/ch (10MSPS)
- 84mW/ch (65MSPS)
- Latency:
- 1 clock cycle in 1-wire mode
- 2 clock cycles in 2-wire mode
- 18-bit, no missing codes
- INL: ±7LSB, DNL: ±0.7LSB
- Internal or external reference
- Input bandwidth: 200MHz (-3dB)
- Optional digital down converter (DDC):
- Real or complex decimation
- Decimation by 2, 4, 8, 16, and 32
- 32-bit NCO
- Serial LVDS (SLVDS) interface (2-, 1-, and 1/2-wire)
- Spectral performance (FIN = 5MHz):
- SNR: 83.6dBFS
- SFDR: 87.1dBc
- Non HD23: 102dBC
The ADC3683-SP is a low latency, low noise, and ultra low power 18-bit 65MSPS high-speed dual channel ADC. Designed for best noise performance, the ADC delivers a noise spectral density of −160dBFS/Hz combined with excellent linearity and dynamic range. The ADC3683-SP offers DC precision together with IF sampling support to enable the design of a wide range of applications. The low latency architecture (as low as 1 clock cycle latency) and high sample rate also enable high speed control loops. The ADC consumes only 84mW/ch (1/2-swing enabled) at 65Msps and the power consumption scales well with sampling rate.
The device uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device also integrates a digital down converter (DDC) to help reduce the data rate and lower system power consumption. The ADC3683-SP is pin-to-pin compatible with the 14-bit, 125MSPS, ADC3664-SP. The device comes in a 64-pin CFP package (10.9mm x 10.9mm), and supports a temperature range from −55°C to +125°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | ADC3683-SP Radiation-Hardness-Assured 18-Bit, Dual Channel, 1 to 65MSPS, Low Latency, Low Noise, Ultra Low Power, Analog-to-Digital Converter (ADC) datasheet (Rev. A) | PDF | HTML | 2024年 12月 13日 |
* | Radiation & reliability report | ADC3683-SP Single Event Effects Report (Rev. A) | PDF | HTML | 2024年 7月 8日 |
EVM User's guide | ADC36xxEVMCVAL Evaluation Module User's Guide | PDF | HTML | 2023年 12月 4日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC3683EVMCVAL — ADC3683-SP 評估模組
<p>ADC3683EVMCVAL 用於評估 ADC3683-SP 類比轉數位轉換器 (ADC)。ADC3683-SP 使用序列低電壓差動訊號 (LVDS) 介面來輸出數位資料。序列化 LVDS 介面支援高達 1Gbps 的輸出速率。ADC3683-SP 可透過內部抽取濾波器在超取樣 + 抽取模式下運作,可提高動態範圍並放鬆外部抗混疊濾波器。</p>
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
CFP (HBP) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。