產品詳細資料

Resolution (Bits) 24 Sample rate (max) (ksps) 1365 Number of input channels 1 Interface type SPI Architecture Delta-Sigma Input type Differential, Single-ended Rating Catalog TI functional safety category Functional Safety-Capable Reference mode External Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Daisy-Chainable, Oscillator, Small Size, Wideband Operating temperature range (°C) -40 to 125 Analog supply voltage (min) (V) 2.85 Analog supply voltage (max) (V) 5.5 SNR (dB) 110 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
Resolution (Bits) 24 Sample rate (max) (ksps) 1365 Number of input channels 1 Interface type SPI Architecture Delta-Sigma Input type Differential, Single-ended Rating Catalog TI functional safety category Functional Safety-Capable Reference mode External Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Daisy-Chainable, Oscillator, Small Size, Wideband Operating temperature range (°C) -40 to 125 Analog supply voltage (min) (V) 2.85 Analog supply voltage (max) (V) 5.5 SNR (dB) 110 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
WQFN (RUK) 20 9 mm² 3 x 3
  • AC performance with dc precision:
    • Dynamic range (200kSPS): 111.5dB (typical)
    • INL: 0.2ppm of FSR (typical)
    • THD: –125dB (typical)
    • Offset drift: 50nV/°C (typical)
    • Gain drift: 0.5ppm/°C (typical)
  • Power-scalable speed modes:
    • Max speed: 512kSPS (33mW typical)
    • High speed: 400kSPS (26mW typical)
    • Mid speed: 200kSPS (14mW typical)
    • Low speed: 50kSPS (4.3mW typical)
  • Wideband or low-latency filter modes
  • Programmable data rates:
    • Wideband filter mode: 512kSPS
    • Low-latency filter mode: 1.365MSPS
  • Programmable IIR and FIR digital filters
  • Buffered inputs
    • 1.5µA input current typical, mid-speed mode
  • Input range: ±VREF or ±2VREF
  • Internal or external clock operation
  • Conversion latency (low-latency filter): 3µs
  • Functional Safety-Capable
  • AC performance with dc precision:
    • Dynamic range (200kSPS): 111.5dB (typical)
    • INL: 0.2ppm of FSR (typical)
    • THD: –125dB (typical)
    • Offset drift: 50nV/°C (typical)
    • Gain drift: 0.5ppm/°C (typical)
  • Power-scalable speed modes:
    • Max speed: 512kSPS (33mW typical)
    • High speed: 400kSPS (26mW typical)
    • Mid speed: 200kSPS (14mW typical)
    • Low speed: 50kSPS (4.3mW typical)
  • Wideband or low-latency filter modes
  • Programmable data rates:
    • Wideband filter mode: 512kSPS
    • Low-latency filter mode: 1.365MSPS
  • Programmable IIR and FIR digital filters
  • Buffered inputs
    • 1.5µA input current typical, mid-speed mode
  • Input range: ±VREF or ±2VREF
  • Internal or external clock operation
  • Conversion latency (low-latency filter): 3µs
  • Functional Safety-Capable

The ADS127L21B is a high-precision, 24-bit, delta-sigma (ΔΣ), analog-to-digital converter (ADC) featuring programmable digital filters. This digital filter has data rates up to 512kSPS using the wideband filter and up to 1365kSPS using the low-latency filter. The device offers an excellent combination of ac performance and dc precision with low power consumption.

The low-drift modulator achieves excellent dc precision with maximum 0.8ppm INL (0°C to 70°C) and outstanding ac performance with low wideband noise. The power-scalable architecture features four speed modes to optimize data rate, resolution, and power consumption. Signal and reference input buffers reduce driver loading for increased accuracy.

Programmable infinite and finite impulse response (IIR and FIR) digital filters allow custom filter profiles, such as A-weighting compensation and frequency notch filters. The wideband or low-latency filter option optimize ac-signal performance or data throughput of dc signals, all in one device.

The serial interface features daisy-chain capability to reduce the number of signal lines over an isolation barrier. SPI input data and register memory contents are validated by cyclic-redundancy check (CRC) to enhance operational reliability.

The small 3mm × 3mm WQFN package is designed for space-limited applications. The device is fully specified for operation over the –40°C to +125°C temperature range and is pin-to-pin compatible to the ADS127L21.

The ADS127L21B is a high-precision, 24-bit, delta-sigma (ΔΣ), analog-to-digital converter (ADC) featuring programmable digital filters. This digital filter has data rates up to 512kSPS using the wideband filter and up to 1365kSPS using the low-latency filter. The device offers an excellent combination of ac performance and dc precision with low power consumption.

The low-drift modulator achieves excellent dc precision with maximum 0.8ppm INL (0°C to 70°C) and outstanding ac performance with low wideband noise. The power-scalable architecture features four speed modes to optimize data rate, resolution, and power consumption. Signal and reference input buffers reduce driver loading for increased accuracy.

Programmable infinite and finite impulse response (IIR and FIR) digital filters allow custom filter profiles, such as A-weighting compensation and frequency notch filters. The wideband or low-latency filter option optimize ac-signal performance or data throughput of dc signals, all in one device.

The serial interface features daisy-chain capability to reduce the number of signal lines over an isolation barrier. SPI input data and register memory contents are validated by cyclic-redundancy check (CRC) to enhance operational reliability.

The small 3mm × 3mm WQFN package is designed for space-limited applications. The device is fully specified for operation over the –40°C to +125°C temperature range and is pin-to-pin compatible to the ADS127L21.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
ADS127L21 現行 具可編程 IIR 和 FIR 濾波器的 24 位元、512-kSPS 寬頻 Delta-Sigma ADC Pin to Pin, with reduced linearity performance at a lower cost

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
重要文件 類型 標題 格式選項 日期
* Data sheet ADS127L21B 512kSPS, High-Precision, 24-Bit, Wideband Delta-Sigma ADC datasheet PDF | HTML 2024年 10月 16日
Application note Design Considerations for Multiple Wide Bandwidth Delta- Sigma ADCs in Simultaneous-Sampling Systems (Rev. A) PDF | HTML 2025年 12月 29日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADS127L21EVM-PDK — ADS127L21 評估模組,適用於具有易於驅動的輸入和寬頻或低延遲濾波器的 ADC

ADS127L21EVM-PDK 是用於 ADS127L21 24 位元高速自訂高頻寬濾波器 Delta-Sigma (ΔΣ) 類比轉數位轉換器 (ADC) 性能的評估平台。評估套件包含 ADS127L21EVM 電路板、PHI 控制器電路板,以及隨附的電腦軟體,其可讓使用者透過通用序列匯流排 (USB) 與 ADC 通訊、擷取資料,以及執行資料分析。
使用指南: PDF | HTML
TI.com 無法提供
模擬型號

ADS127L21B IBIS Model

SBAM523.ZIP (101 KB) - IBIS Model
計算工具

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體

設計工具

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
支援產品和硬體

支援產品和硬體

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計

TIDA-010970 — 低雜訊、高線性數位萬用表及資料擷取訊號鏈參考設計

此設計的目標應用包括需要超高精密度以測量 DC 訊號的數位萬用表 (DMM)。此設計採用 ADS127L21B,這是一款高性能 24 位元類比數位轉換器 (ADC),具有良好的線性度,進而實現了有效的 DC 準確度。REF81 是一款超低漂移埋入式稽納參考二極體,用於校準訊號鏈,以消除增益和偏移誤差。
Design guide: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RUK) 20 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片