OPA2625

現行

具有關機功能的高頻寬、高精密度、低 THD+N、16 位元和 18 位元 ADC 驅動器

產品詳細資料

Architecture Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 120 BW at Acl (MHz) 120 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 115 Vn at flatband (typ) (nV√Hz) 2.5 Vn at 1 kHz (typ) (nV√Hz) 3.2 Iq per channel (typ) (mA) 2 Vos (offset voltage at 25°C) (max) (mV) 0.1 Rail-to-rail In to V-, Out Features Adjustable BW/IQ/IOUT, C-Load Drive, Shutdown Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 117 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 0.5 Iout (typ) (mA) 100 2nd harmonic (dBc) 144 3rd harmonic (dBc) 155 Frequency of harmonic distortion measurement (MHz) 0.01
Architecture Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 120 BW at Acl (MHz) 120 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 115 Vn at flatband (typ) (nV√Hz) 2.5 Vn at 1 kHz (typ) (nV√Hz) 3.2 Iq per channel (typ) (mA) 2 Vos (offset voltage at 25°C) (max) (mV) 0.1 Rail-to-rail In to V-, Out Features Adjustable BW/IQ/IOUT, C-Load Drive, Shutdown Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 117 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 0.5 Iout (typ) (mA) 100 2nd harmonic (dBc) 144 3rd harmonic (dBc) 155 Frequency of harmonic distortion measurement (MHz) 0.01
VSSOP (DGS) 10 14.7 mm² 3 x 4.9
  • High-Drive Mode:
    • GBW (G = 100): 120 MHz
    • Slew Rate: 115 V/µs
    • 16-Bit Settling at 4-V Step: 280 ns
    • Low Voltage Noise: 2.5 nV/√Hz at 10 kHz
    • Low Output Impedance: 1 Ω at 1 MHz
    • Offset Voltage: ±100 µV (max)
    • Offset Voltage Drift: ±3 µV/ºC (max)
    • LowQuiescent Current: 2 mA (typ)
  • Low-Power Mode:
    • GBW: 1 MHz
    • Low Quiescent Current: 270 µA (typ)
  • Power-Scalable Features:
    • Ultrafast Transition from Low-Power to High-Drive Mode: 170 ns
  • High AC and DC Precision:
    • Low Distortion: –122 dBc for HD2 and –140 dBc for HD3 at 100 kHz
    • Input Common-Mode Range Includes Negative Rail
    • Rail-to-Rail Output
    • Wide Temperature Range: Fully Specified from –40°C to +125°C
  • High-Drive Mode:
    • GBW (G = 100): 120 MHz
    • Slew Rate: 115 V/µs
    • 16-Bit Settling at 4-V Step: 280 ns
    • Low Voltage Noise: 2.5 nV/√Hz at 10 kHz
    • Low Output Impedance: 1 Ω at 1 MHz
    • Offset Voltage: ±100 µV (max)
    • Offset Voltage Drift: ±3 µV/ºC (max)
    • LowQuiescent Current: 2 mA (typ)
  • Low-Power Mode:
    • GBW: 1 MHz
    • Low Quiescent Current: 270 µA (typ)
  • Power-Scalable Features:
    • Ultrafast Transition from Low-Power to High-Drive Mode: 170 ns
  • High AC and DC Precision:
    • Low Distortion: –122 dBc for HD2 and –140 dBc for HD3 at 100 kHz
    • Input Common-Mode Range Includes Negative Rail
    • Rail-to-Rail Output
    • Wide Temperature Range: Fully Specified from –40°C to +125°C

The OPAx625 family of operational amplifiers are excellent 16-bit and 18-bit, SAR ADC drivers that are high precision with low THD and noise allow for a unique power-scalable solution. This family of devices is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). Along with a high dc precision of only 100 µV offset voltage, a wide gain-bandwidth product of 120 MHz, a low wideband noise of 2.5 nV/√Hz, this family is optimized for driving high-throughput, high-resolution SAR ADCs, such as the ADS88xx family of SAR ADCs.

The OPAx625 features two operating modes: high-drive and low-power. In the innovative low-power mode, the OPAx625 tracks the input signal allowing the OPAx625 to transition from low-power mode to high-drive mode at 16-bit ENOB within 170 ns.

The OPAx625 family is available in 6-pin SOT and 10-pin VSSOP packages and is specified for operation from –40°C to +125°C.

The OPAx625 family of operational amplifiers are excellent 16-bit and 18-bit, SAR ADC drivers that are high precision with low THD and noise allow for a unique power-scalable solution. This family of devices is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). Along with a high dc precision of only 100 µV offset voltage, a wide gain-bandwidth product of 120 MHz, a low wideband noise of 2.5 nV/√Hz, this family is optimized for driving high-throughput, high-resolution SAR ADCs, such as the ADS88xx family of SAR ADCs.

The OPAx625 features two operating modes: high-drive and low-power. In the innovative low-power mode, the OPAx625 tracks the input signal allowing the OPAx625 to transition from low-power mode to high-drive mode at 16-bit ENOB within 170 ns.

The OPAx625 family is available in 6-pin SOT and 10-pin VSSOP packages and is specified for operation from –40°C to +125°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 日期
* Data sheet OPAx625 High-Bandwidth, High-Precision, Low THD+N, 16-Bit and 18-Bit Analog-to-Digital Converter (ADC) Drivers datasheet (Rev. A) PDF | HTML 2015年 4月 20日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
E-book Analog Engineer’s Pocket Reference Guide Fifth Edition (Rev. D) PDF | HTML 2014年 9月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

OPA625 PSpice Model (Rev. B)

SBOM937B.ZIP (161 KB) - PSpice Model
模擬型號

OPA625 TINA-TI Reference Design (Rev. A)

SBOM936A.TSC (340 KB) - TINA-TI Reference Design
模擬型號

OPA625 TINA-TI Spice Model (Rev. A)

SBOM935A.ZIP (10 KB) - TINA-TI Spice Model
計算工具

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體

計算工具

VOLT-DIVIDER-CALC — Voltage divider calculation tool

The voltage divider calculation tool (VOLT-DIVIDER-CALC) quickly determines a set of resistors for a voltage divider. This KnowledgeBase JavaScript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. VOLT-DIVIDER-CALC can also be used to (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計

TIPD211 — 適用於測試與量測應用的 20 位元、1 MSPS、四通道小型設計參考設計

混合訊號 SOC 測試器、記憶體測試器、電池測試器、液晶顯示器 (LCD) 測試器、桌上型設備、高密度數位卡、高密度電源卡、X 光、MRI 等終端設備需要多個快速又可同時取樣的通道,並具備出色的 DC 和 AC 性能,以及低功率和小巧的電路板空間。此設計中建議的解決方案使用高性能 SAR ADC (ADS8910B)、精準放大器 (OPA2625) 以及精準電壓參考 (REF5050)。
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VSSOP (DGS) 10 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片