DAC539E4W
Four-channel 10-bit smart analog front end (AFE) with IF-THEN-ELSE control in WCSP package
DAC539E4W
- Quad comparator inputs
- 10-bit independent comparator thresholds
- 1 LSB DNL
- Gains of 1 ×, 1.5 ×, 2 ×, 3 ×, and 4 ×
- Quad general-purpose output (GPO)
- Look-up table (LUT) based comparator-to-GPO mapping
- Automatically detected SPI and I 2C interface
- 1.62-V V IH with V DD = 5.5 V
- MODE pin to select between programming and standalone modes
- User-programmable nonvolatile memory (NVM)
- Reference: internal, external, VDD
- Wide operating range
- Power supply: 1.8 V to 5.5 V
- Temperature range: –40˚C to +125˚C
- Tiny package:
- 16-pin DSBGA: 1.72 mm × 1.72 mm, nominal
The DAC539E4W is 10-bit smart digital-to-analog converters (DACs) with quad programmable comparator inputs and quad general-purpose outputs. A look-up table maps the comparator inputs to the GPOs. The DAC539E4W also supports a programmable delay to allow the input transitions to settle. These devices provide NVM for storing the configurations. This smart DAC functions without the need for a processor ( processor-less operation) using LUT and NVM.
This device has an automatically detected SPI and I 2C interface and an internal reference. The feature set combined with the tiny package and low power make the smart DAC an excellent choice for applications in fault management.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | DAC539E4W 10-Bit Smart DAC for LUT-Based Standalone Fault-Management With Auto-Detected I2C or SPI datasheet | PDF | HTML | 30 Jun 2023 |
Product overview | Smart DAC Product Selection Guide | PDF | HTML | 01 Jul 2024 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
ANALOG-ENGINEER-CALC — Analog engineer's calculator
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
Supported products & hardware
Products
Series voltage references
Precision ADCs
Biosensing AFEs
Integrated precision ADCs & DACs
High-speed ADCs (≥10 MSPS)
Precision DACs (≤10 MSPS)
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
DSBGA (YBH) | 16 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.